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POWERSIM: A TOOL FOR ENERGY CONSUMPTION ESTIMATION 

OF PALM PILOT APPLICATIONS 
1  Introduction 
1.1  Motivation 
The last 20 years have seen a fierce competition for better microprocessor performance. 
The rule was simple:  the quickest, cheapest and most reliable microprocessor was  the 
best one. There is,  however, a new trend in microprocessor design due to the recent 
explosive growth in portable electronics. Fast computing performance is  not sufficient 
anymore:  a  good  processor must  also  be  a low power  and  energy  consuming  one. 
Indeed processors used in mobile devices must be capable of performing highly energy­
efficient  operations,  due  to  the  importance  of  battery  weight  and  size,  without 
compromising high performance when the user requires it. In addition, there is a strong 
pressure  on manufacturers to keep  power under control  as  the cost  associated with 
packaging, cooling, and circuit reliability decreases with increase in power consumption. 
In recent years, power consumption is thus being considered as important as  processor 
speed. Engineers are now designing new generation microprocessors considering power 
in addition to speed throughout the entire design process. Unfortunately, few tools exist 
to evaluate the power consumption behavior of end-systems. In the last few years, some 
tools  for  circuit-level,  gate-level  power analysis  and estimation have  been developed. 
Nevertheless,  most of these existent tools deal with lower levels  of design.  To reach 
optimal  performance,  the  analysis  must  be  performed at  higher  abstraction  levels  ­
namely, the architecture, algorithm, and system levels.  Indeed, the software used, code, 
and compilation techniques all affects the final system power behavior. 2 
1.2  Goals 
The focus of this project is to develop an instruction level simulator (powerSim)  for a 
given  microprocessor  and  its  surrounding  environment to  assist  in  future  software 
optimization  of  power  consumption.  We  aim  to  provide  the  developer  with  the 
possibility of testing different versions of a program to obtain their expected power 
consumption characteristics. 
The mobile computing environment chosen is the Palm Pilot platform. The Palm Pilot 
family is a collection of personal digital assistants. It has the advantage of offering a large 
number of development tools and an  abundant number of applications.  The results 
presented here have been obtained with a Palm lIIe. However, it is noteworthy that the 
program developed can be used for other devices of the Palm Pilot family and that the 
methodology utilized can be generalized to other platforms. 
This paper is  organized  as  follows:  Section  2  briefly reviews  the  circuit  details  that 
contribute  to  power  consumption  in  Complementary Metal  Oxide  Semiconductors 
(CMOS) and presents high-level existing analysis techniques including the chosen one. 
Section  3  presents  the  Palm  Pilot  environment  and  describes  the  experimental 
framework. Section 4 presents results and proposes a validation test bench to PowerSim. 
Finally, section 5 illustrates a possible use of PowerSim for one example application. 3 
2  High-Level Power Estimation 
2.1  Power consumption in CMOS circuits 
As this project focuses  on power conswnption, let's recall the mechanisms of power 
conswnption in CMOS circuits. 
Ideally, a CMOS circuit does not dissipate any static power since in steady state there is 
no link between V dd, the power voltage source, and the ground. In practice, the leakage 
currents and substrate injection currents will imply a static component to CMOS power 
dissipation.  However,  studies  [1],  [2]  show  that  this  component  is  negligible  in 
comparison to the other component: dynamic power conswnption. 
The  dynamic  component  of power  dissipation  arises  from  the  tranSient  switching 
behavior of the CMOS device. Capacitive power [3] represents about 90% of the power 
budget. When a CMOS circuit switches, its output is pulled up to Vdd or discharged to 
ground  and  the  power  dissipated  is  thus  proportional  to  the  effective  switched 
capacitance. The power drawn from the supply is then a function of the frequencyf of 
transition, which is  fairly complicated to quantify, since it is  directly correlated to the 
input vectors of the circuit. 
Consequently, most power estimation techniques tty to evaluate the switching activity of 
the circuit nodes. This can be performed at three different levels: the transistor level, the 
architectural or Register Transfer Level  (RTL)  and finally the algorithmic level.  Tools 
that work at lower levels of design - physical, circuit, or switch level [4], [5], or [6])- are 
slow and impractical for analyzing the total power conswnption when a processor runs 
programs. We will present the second and third type of techniques, which corresponds 
to higher levels of abstraction. 
2.2  High-level power estimation: Architecture and Behavior-level 
Landman [7] classifies high-level power estimation depending on the level at which they 
perform: architecture, behavior and instruction level. 4 
2.2.1  A rchit£rture-feud paw:r estimation 
At this level of abstraction, an electronic design is represented by functional blocks such 
as adders, controllers, multiplexers and RAMs. At this level, gate, circuit, and layout level 
details of the design may not have been specified 
Some  architectural-level  methods  can  be  presented  as  analytical.  They  rely  on  a 
particular RTL description of a design. There are then two ways to evaluate the power 
consumption. One can evaluate the complexity of a chip architecture in terms of "gate 
equivalent". Chip Estimation System (CES) [8] uses for an example a power estimation 
formula proportional to the number of gates,  the average  energy consumed by a gate 
and the average percentage of gates switched during each clock. The problem with these 
methods  is  that they do  not model  circuit  activity  accurately.  They are  particularly 
inappropriate to evaluate the energy consumed by a given program because they focus 
only  on  the  influence  of  the  architecture  ignoring  any  software  implementation 
characteristics. 
Some other types of architecture-level techniques can be  considered empirical. Rather 
than  trying  to relate  the  power consumption  of R  TL components  to  fundamental 
parameters,  the  strategy  is  to  "measure"  the  power  consumption  of  existing 
implementations and produce a model  based on those measurements.  Some of these 
methods rely on fixed-activity models [9] whereas  other try to consider the influence 
that data activity can have on power. ESP [10] for example monitors in the architecture 
which blocks are activated, adding a fixed power contribution for each. This implies that 
the power consumed by each  component has  previously been measured individually. 
One of the  advantages  of empirical  models  is  that  they have  a  strong  link  to  real 
implementations. 
2.2.2  Behavior-feudpaw:r estimation 
Going up in the abstraction hierarchy, power estimation becomes more difficult. Much 
less is known about a design at the behavior-level or algorithm-level than was known at 
the  architecture-level.  Typical  approaches  consist  in  assuming  a  given  architecture 5 
template and producing power estimation based on it. Most of the layout level details 
are unknown. 
Behavioral  methods  thus  mainly  rely  on  activity  prediction.  They  usually  use  two 
different types of activity prediction: static and dynamic 
Static activity prediction aims at estimating the access frequency for different hardware 
resources by analysis  of the behavioral description of the function to be implemented. 
This  is  fairly  straightforward when  there  are  no data  dependencies  and when each 
operation can  be  associated to the  hardware  resources  it uses.  Unfortunately, this  is 
rarely the case. In most cases, branches and loops are present and this requires the use 
of statistical approximation [11], [12]) or dynamic profiling. 
In the dynamic profiling approach, a simulation of the desired behavior is performed for 
a given set of inputs. During this simulation, a profile of the behavior of the system is 
made  in  term of frequency  of operations  or memory accesses.  The  profile  is  then 
entered into a power estimation simulator [13]). The advantage of this method is  that 
data dependencies are easily handled. The disadvantage is that it is  slower. Martin and 
Knight  [14])  for  example  give  the  designer  some  information  concerning the  peak 
power consumptIOn. 
In this thesis, we analyze the behavior of software on a given programmable instruction 
set processor. Consequently, an instruction-level power model is appropriate. 
2.3  Instruction-level power estimation 
A number of studies have been done on methods to evaluate the power consumption of 
diverse  electronic designs  and more particularly microprocessors. Most of these  use  a 
"bottom-up"  approach,  using  detailed  physical  layouts  and  elaborate  power analysis 
simulators. Power models are then put together for each of the internal components of 
the processor. The power consumption of the processor is  then estimated using these 
individual models. Unfortunately, while it is usually recognized that power consumption 
varies from program to program, such methods do not allow us to analyze this variation. 6 
2.3.1  Existing7.Wrk in instruction-leud-paw::r estimation 
In [15], the authors describe the design and implementation of Powerscope, a tool for 
profiling energy usage  by application level  processes.  TIlls  program associates  energy 
consumption  to  a  program  structure,  the  same  way  that  a  CPU profiler  calculates 
processor cycles for specific processes and procedures. 
TIlls  method relies  on statistical  sampling to profile the energy usage  on a computer 
system. It consists of a two stage-process: data collection followed by an energy profiling 
analysis. During the data collection stage, a digital multimeter samples the current drawn 
by the profiling computer though its external power input. At the same time, a System 
Monitor samples system activity on the profiling computer recording information which 
includes  the  program  counter  (PC)  and  process  identifier  (PID)  of  the  currently 
executing process. The second stage uses an Energy Analyzer process that uses the raw 
sample data collected to generate the energy profile. It associates  each current sample 
collected with a process and then creates a summary of energy usage per process. 
2.3.2  OJosenmetJxx/ology 
In  [16],  Tiwari,  Malik  and  Wolfe  introduce  a  method  that  aims  to  "evaluate  the 
power!  energy cost of a given program on a given processor". TIlls  method makes it 
possible  to  accurately  evaluate  the  power  cost  of  the  programmable  part  of  an 
embedded system. It is thus a very good fit  for the Palm Pilot environment. It relies on 
the  following  hypothesis:  "By  measuring  the  current  drawn  by the  processor  as  it 
repeatedly  executes  certain  instructions  or certain  short  instruction  sequences,  it  is 
possible to obtain most of the information that is needed to evaluate the power cost of a 
program for that processor" . 
Modern  microprocessors  are  complex  systems  conslstmg  of  several  interacting 
functional blocks. However, this internal complexity is hidden behind a simple interface: 
the instruction set. The following presumption then comes naturally to mind: to model 
the  energy  consumption  of this  complex  system,  one  should  consider  the  energy 
consumption of each of these individual instructions. Indeed, each of the instructions 7 
involves particular operations from various modules of a processor. This results in a 
given circuit activity that is  a characteristic of each instruction and that will vary from 
one instruction to another one. 
If  a given instruction is executed in a loop, then the power consumed by this instruction 
can be considered as a cost characteristic of this instruction. There are other effects that 
have  to  be  considered:  inter-instruction  switching  cost,  pipeline  stalls,  and  eventual 
cache misses. We will see later that the Palm Pilot microprocessor does not have a cache 
and uses  a very simple pipeline architecture that does not allow any stalls. To evaluate 
the inter-instruction effect, Tiwari, Malik and Wolfe [16] states that, repeatedly executing 
certain instruction sequences during which theses effects occur, may provide a way to 
isolate  the  power cost  of these  effects.  Finally,  the  sum of the  power costs  of the 
different instructions executed during a program run, enhanced by the inter-instruction 
effects, constitutes an estimation of the power consumed by this program. As for every 
hypothesis, this statement is not true until validation. Section 4 of this report presents 
some results that verify it. 
The information required to develop an  instruction-level power simulator can thus be 
divided into two different parts. The first task is to determine what is called the "base­
cost" of each instruction of the instruction set. Then when a program is  executed, the 
analysis consists in storing the list of instructions being executed to later calculate the 
energy  cost  of  the  program  by  adding  the  base-cost  of  each  instruction.  Each 
instruction's  effect  is  characterized  by  the  amount  of  switching  it  creates  in  the 
processor's internal modules. The activity is measured in terms of the amount of current 
drawn from the power supply. 
The average  power consumed by a microprocessor while running a certain program is 
given by: P=I x Vdd. where P is the average power, I is the average current and Vdd is 
the supply voltage. The energy is then given by E=P x T, where T is the execution time 
of the program. T is obtained by dividing the number of clock cycles spent on executing 
the program with the clock frequency. Very often power and energy are interchangeable. 8 
It is,  however, important to distinguish  between the two in the context of programs 
running on mobile computing platforms. Mobile systems such as the Palm Pilot run on 
limited energy usually available through batteries. The energy consumed by the system 
and the program running on it determines the length of the battery life. 
The Palm Pilot uses the MC68EZ328 Dragonball microprocessor [17]). It combines a 
MC68ECOOO  processor  with  intelligent  peripheral  modules  and  a  typical  system 
interface logic. It uses a very simple 2-stage pipeline that does not allow any stall: it can 
fetch the next instruction during the execution of the previous one. 
Let us define what is the base-cost of an instruction for this architecture. If  we consider 
the 2-stage pipeline of the MC68000 processor, the average energy consumed by each 
stage is eij where j is the current pipeline stage that is processing instruction ik. The total 
energy of any given processor cycle,  EC)de'  is  the sum of the energy of all  its  pipeline 
stages. 
Ecycle = ELk + E2ik + 1 
When all  the pipeline stages  are  processing the same instruction, then the amount of 
energy generated can be considered minimal. Indeed the current for this particular case 
corresponds to the minimum amount of work required to execute the instruction lk'  As 
stated before,  the  base-cost  of an instruction is  defined  as  the amount of switching 
activity that is generated when the instruction is executed. 
The base-cost is therefore determined by constructing a loop with several instances of 
the same instruction. The average current drawn is then measured while the program is 
executing. This current multiplied by the number of cycles taken by each instance of the 
instruction is  proportional to the total energy. As proved by Tiwari, Malik and Wolfe, 
this method remains valid for a multi-pipelined processor. 
In the adapted version of this method that we will use,  for any program P the overall 
energy cost, Ep' is given by: 9 
The base-cost, Bi,  of each instruction, i,  is weighted by the number of times it will be 
executed, Ni. It is then added to give the base-cost of the program. To this number, a 
constant  circuit  overhead  0  is  added  each  time  there  is  a switch  in  the  instruction 
executed. This final corrected value represents the energy consumption of the program. 10 
3  Experimental Framework 
Based on the methodology presented in section 2,  an instruction-level energy simulator 
has been developed and validated for the Palm Pilot environment. In this section, we 
will present in more detail the environment used for this project. We will also introduce 
the experimental methodology used to measure the energy cost of different instructions. 
3.1  Generalities about the Palm Pilot 
The Palm Pilot is  a family of personal digital  assistants produced by Palm Computing 
[18]. The latest devices in this family include the Palm III, Palm V and Palm VII. Palm 
Inc. does not propose their products as  an alternative to desktop computing but rather 
as  an extension to the desktop. This is  done thanks to a synchronization mechanism, 
where data is transmitted between the personal digital assistant and the computer. 
All  of  these  products  use  some  versions  of  the  Motorola  MC68328  Dragonball 
Microprocessor. There are three different modes for this processor. In normal mode, it 
typically consumes 50  m  W with a maximum of 66mW.  In the doze mode, it typically 
consumes less then 20 mW. In the sleep mode, it consumes 33mW with a maximum of 
66mW. 
Palm Inc. specifies that batteries can last approximately 10 weeks on two AAA batteries. 
An AAA alkaline battery has around 900 milliAmpHours (mAH) of charge. Aiming at 
energy conservation, the operating system of the Pam Pilot (palmOS)  provides three 
different power modes:  sleep, doze or running. In sleep mode, the unit appears to be 
off. Most peripherals are put into a low-power mode. Only an interrupt from one of the 
physical buttons or from the real-time clock can wake the system up. When an interrupt 
occurs,  the  system  checks  the  battery level,  and then awakens  each  of the different 
peripherals  (LCD screen, timers,  etc).  In doze mode, the processor is  stopped but all 
peripherals (including the LCD screen) are still powered up. The system can come out 
of the doze mode more quickly than from the sleep mode. The system normal mode is 
the doze mode. It switches into running mode to process interrupts or respond to user 11 
input.  In this  mode,  the  processor  is  executing  instructions,  and  all  peripherals  are 
powered up.  Palm Computing estimates that a typical  application is  in running mode 
only about 5% of the time. 
3.2  The MC68EZ328 Dragonball microprocessor 
3.2.1  CJ:m? 
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Figure 3-1: MC68EZ328 Block Diagram 
As presented in Figure 3-1,  the architecture of the MC68EZ328  ([17J)  consists of the 
following blocks: 12 
• 	 ECOOOam' 
• 	 OJip-sela:t lo;jc and bus inte;fCUE 
• 	 Phase-lockni loop and pxe:er amtrVl: The phase-locked loop is  used to generate a clock 
signaL  The power control module  allows  power savings  on the MC68EZ328  by 
turning off peripherals that are not being used. 
• 	 Intemtpt contrvller: The interrupt controller prioritizes internal and external interrupt 
requests  and  generates  a vector  number  during  the  CPU interrupt-acknowledge 
cycle. 
• 	 Parallel  g:neral-purjXJse  I/O ports:  The  MC68EZ328  supports  a  maximum  of  45 
general-purpose I/O ports that can be configured as  general-purpose I/O pins or 
dedicated peripheral interface pins. 
• 	 Pulsewidth mafulator:  The pulse-width  modulator (Pw:M)  can  be  used  to generate 
sound. 
• 	 General-purfXJse  timer.  This module is  a free-running  16-bit timer.  It can  be  used in 
various  modes  to capture  the  timer  value  with  an  external  event,  to trigger  an 
external event or interrupt when the timer reaches a set value, or to count external 
events. 
• 	 Serial  peripheral  interface:  The  serial  peripheral  interface  (SPI)  is  mainly  used  for 
controlling external peripherals. 
• 	 VART and  infranrL wrmunicatian  suppYrt:  The UART communicates  with  external 
devices with a standard asynchronous protocol at  baud rates from 300 bps to 1152 
kpbs. 
• 	 LCD contrvller:  The LCD controller is  used to display data on a LCD module.  It 
fetches  display data  from  memory and provides  control signals,  frame  line  pulse, 
clocks, and data to the LCD module. 
• 	 Real-timeckxk: A real-time clock provides time-of-day with one-second resolution. 
• 	 DRAM controller: The MC68EZ328 DRAM controller provides an interface to the 
DRAM chip. 
The  MC68ECOOO  core  1ll  the  MC68EZ328  is  an  updated  implementation  of the 
M68000 32-bit microprocessor architecture. The main features of the core are: 
• 	 Low power, static HCMOS implementation. 
• 	 32-bit address bus and 16-bit data bus. 
• 	 Sixteen 32-bit data and address registers. 
• 	 56 instruction-types that support high-level development languages. 
• 	 14 addressing modes and five main data types. 
• 	 Seven priority levels for interrupt controL 13 
The core is  completely code-compatible with other members of the MC68000 families, 
which means it has  access  to a broad base  of established real-time kernels,  operating 
systems, languages, applications, and development tools. 
The core has 32-bit registers and a 32-bit program counter. The first eight registers (D7­
DO)  are data registers. They are used for byte (8-bit), word (16-bit), and long-word (32­
bit)  operations. The next seven registers (A6-AO)  and the user stack pointer (USP)  can 
be utilized as  software stack pointers and base address registers. These registers can be 
used for word and long-word operations. The D7-DO and A6-AO registers can be used 
as  index registers. The status register contains the intenupt mask with seven available 
levels,  as  well  as  an  extend  (X),  negative  (N),  zero  (2),  overflow  (V), and carry (C) 
condition code. The T  bit indicates when the processor is  in trace mode and the S bit 
indicates when it is in supervisor or user mode. 
3.2.2  Data and Address Mode Types 
The core of the Dragonball microprocessor supports five  types of data and six  main 
types of address modes, as described in table Table 3-1 
DATA TYPES  ADDRESS MODE TYPES 
Bits  Register direct 
Binary-coded decimal digits  Register indirect 
Bytes  Absolute 
Words  Program counter relative 
Long words  Immediate 
Implied 
Table 3-1: Dragonball microprocessor 
addressing modes 14 
ADDRESS MODE  SYNTAX  ABREVIATION 
Register direct address 
Data register direct 
Address register direct 
Dn 
An 
Dreg 
Areg 
Absolute data address 
Absolute short 
Absolute long 
xxx.W 
xxx.L 
absw 
absl 
Program counter relative address 
Relative with offset 
Relative with index offset 
d 16 (PC) 
ds (Pc,Xn) 
PC16 
PCSr 
Register indirect address register 
Register indirect 
Postincrement register indirect 
Predecrement register indirect 
Register indirect with offset 
Indexed register indirect with 
offset 
(An) 
(An) + 
-(An) 
d 16 (An) 
d S (An,Xn) 
Aind 
Aipi 
Apdi 
Ad16 
AdSr 
Immediate data address 
Immediate 
Quick immediate 
#  xxx 
#1-#S 
1IllIll 
Implied address  Implied register 
SR/USPISPIPC 
NOTE: 
•  Dn = Data Register. 
•  An =  Address Register. 
•  Xn = Address or Data Register Used as Index Register. 
•  SR = Status Register. 
•  PC =  Program Counter. 
•  SP = Stack Pointer. 
•  USP = User Stack Pointer. 
•  <> = Effective Address. 
•  d 8 = 8-Bit Offset (Displacement). 
•  d 16 = 16-Bit Offset (Displacement). 
•  #xxx = Immediate Data. 
Table 3-1: Dragonball microprocessor 
addressing modes (continued) 15 
3.2.3  Instruction set 
Table 3-2 presents the ECOOO  core instruction set. It supports high-level languages that 
facilitate programming. Almost every instruction operates on bytes, words, long-words, 
and most of them can use  any of the  14 addressing modes. By combining instruction 
types,  data types,  and addressing  modes,  it  represents  over  1,000  instructions.  These 
instructions  include  signed  and  unsigned,  multiply  and  divide,  quick  arithmetic 
operations, binary-coded decimal  (BCD)  arithmetic, and expanded operations (through 
traps). 
MNEMONIC  DESCRIPTION  MNEMONIC  DESCRIPTION 
ABCD 
ADD 
ADDA 
ADDQ 
ADD! 
ADDX 
AND 
ANDI 
ANDltoCCR 
ANDI to SR 
ASL 
ASR 
Bcc 
BrnG 
BCLR 
BRA 
BSET 
BSR 
BTST 
Add decimal with extend 
Add 
Add address 
Add quick 
Add immediate 
Add with extend 
Logical AND 
AND immediate 
AND immediate to condition 
codes 
AND immediate to status 
register 
Arithmetic shift left 
Arithmetic shift right 
Branch conditionally 
Bit test and change 
Bit test and clear 
Branch always 
Bit test and set 
Branch to subroutine 
Bit test 
MOYEA 
MOVEM 
MOVEP 
MOVEQ 
MOVEfromSR 
MOVEtoSR 
MOVEtoCCR 
MOVEUSP 
MULS 
MULU 
NBCD 
NEG 
NEGX 
NOP 
NOT 
OR 
OR! 
ORI to CCR 
OR!toSR 
Move address 
Move multiple registers 
Move peripheral data 
Move quick 
Move from status register 
Move to status register 
Move to condition codes 
Move user stack pointer 
Signed multiply 
Unsigned multiply 
Negate decimal with extend 
Negate 
Negate with extend 
No operation 
Ones complement 
Logical OR 
OR immediate 
OR immediate to condition 
codes 
OR immediate to status 
register 
Table 3-2: Dragonball instruction set 16 
MNEMONIC  DESCRIPTION  MNEMONIC  DESCRIPTION 
GIK  Check register against bounds  PEA  Push effective address 
ClR  Gear operand  RESET  Reset external devices 
0v1P  Compare  ROL  Rotate left without extend 
Ov1PA  Compare address  ROR  Rotate right without extend 
Ov1PM  Compare memoty  ROXL  Rotate left with extend 
Ov1PI  Compare immediate  ROXR  Rotate right with extend 
DBcc  Test cond, decrement and 
branch 
RTE  Retum from exception 
DIVS  Signed divide  R1R  Retum and restore 
DIVU  Unsigned divide  RTS  Retum from subroutine 
EOR  Exclusive OR  SBCD  Subtract decimal with extend 
EORl  Exclusive OR immediate  Scc  Set conditional 
EORlto CCR  Exclusive OR immediate to 
condition codes 
STOP  Stop 
EORl to SR  Exclusive OR immediate to 
status register 
SUB  Subtract 
EXG  Exchange registers  SUBA  Subtract address 
EXT  Sign extend  SUBI  Subtract immediate 
JMP  Jump  SUBQ  Subtract quick 
JSR  Jump to subroutine  SUBX  Subtract with extend 
LEA  Load effective address  SWAP  Swap data register halves 
LINK  Link stack  TAS  Test and set operand 
LSL  Logical shift left  mAr  Trap 
LSR  Logical shift right  mArV  Trap on overflow 
MOVE  Move  TST 
UNLK 
Test 
Unlink 
Table 3-2: Dragonball instruction set 
(continued) 
Each instruction is  represented by a different opcode. An opcode has  16  bits, i.e.  one 
word. It can also be followed by one or more words of data or parameters, before the 
next opcode. Each opcode has a general syntax or structure with 3 fields, as illustrated in 
Figure 3-2. 17 
15  14  13  12  11  10  9  8  7  6  5  4  3  2  o 
type 0  E  ective address or  E  ective address or 
instruction  further specification of  further specification of 
the instruction  the instruction 
Figure 3-2: General syntax of an opcode 
For most opcodes, the first field  (bits 15-12) defines the type of instruction. It is worth 
noticing that several  different instructions may have  the same type.  The second field 
(bits 11-16) then specifies which instruction is involved from this set and provides other 
parameters  for  the instruction. The third field  (bits  5-0)  usually contains  an  effective 
address but may contain further specifications and parameters for the instruction. 
3.3  Instruction current measurement 
This  section  explains  the  methodology  used  to  measure  an  instruction's  current 
consumptlon. 
One of the most interesting aspects  of the Palm Pilot environment is  the number of 
available development tools. To create each instruction loop, a specific assembler for the 
Palm Pilot, Pila, was used.  This is  a tool for developing applications written in 68000 
Assembly Language for the Palm Pilot handheld computer. It combines the operations 
of assembling, resource compiling, and linking into a single program that takes a 68000 
assembler source file with embedded or external resources as input and produces a Palm 
Pilot  executable  (PRe)  file  as  output.  Pila  is  a 'Win32 , console  application  and  runs 
under Windows NT or Windows 95. 
As can be seen from the previous discussion, the ability to measure the current drawn by 
the  CPU  during  the  execution  of the  program  is  essential  to  later  estimate  the 
power!  energy cost of the program. In the case of the Palm Pilot, it was impossible to 
isolate the current drawn to the CPU only. There are indeed different power inputs  (5 18 
Vdd pins and 5 Gnd pins)  and the internal logic design does not provide any possible 
hook pin for a measurement device. It was thus decided to measure the current drawn 
directly from the battery as  a significant measurement of the activity of the cpu. As a 
result, the current measured accounts for the current drawn by the CPU, the DRAM, 
and the ROM, but also other modules such as the serial port and the LCD screen. It was 
however observed that when these last modules are not stimulated, they draw a constant 
overhead current of 14.5  rnA independently of the instructions being executed. To be 
sure  that the variation in  the measured  current came  only from the change  in CPU 
activity,  we  programmed the interrupt controller so  that  all  interrupts were  disabled. 
This  way we  guaranteed  that the  correct  loop  of instructions was  the  only process 
executing and that no other timing event or serial communication event compromised 
the measurements. 
The equipment used  is  described  in  Figure  3-3.  In order to eliminate  any unknown 
parameters linked to the battery characteristics, a constant power supply (KH-ano model 
PP272) was used to deliver a constant voltage of 2.65V. A Tektronix digital multi meter 
(DIMM157)  was  used  to measure  the  current  drawn  by the  Palm  Pilot  during  the 
expenments. 19 
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Figure 3-3: Testbed setup diagram 
An ammeter was used instead of an oscilloscope in order to get a measurement of the 
average current consumption. If  a program completed execution in too short a period of 
time, the ammeter would not be able to acquire any stable measurement of the signal. 
Therefore, the programs being studied were put in infinite loops so that the current 
waveform was periodic. The chosen ammeter averaged the current over a window of 
300 ms. If the period of the current waveform was much smaller than this value,  a 
steady reading would be obtained which would correspond to the average current drawn 
by the program. 
The limitation of the approach is  that it cannot be directly used for large  programs. 
However, this method was used only to measure the current consumed by individual 
instructions. Short loops are adequate for this. The only restraint is for them to be large 
enough to overcome the effect of the branch (BRA)  instruction at the bottom of the 20 
loop. In practice, we found that 120 iterations were enough. Figure 3-4 presents a typical 
loop written for Pila. 
#1  move.l  #$ffffffff,IMR  ;disable every interrupts 
#2  MFHBegin 
#3  SUB.W  #1,D1 
#4  SUB.W  #1,D1 
#5 
#120 
/ .. / 
SUB.W  #1,D1  120 iterations 
#121  SUB.W  #1,D1 
#122  SUB.W  #1,D1 
#123  BRA  MFHBegin 
Figure 3-4: Loop for instruction current 
measurement 
Another limitation of this approach was that some instructions could not be measured. 
Indeed some instructions such as  the conditional ones modifies the execution of the 
program. It was,  for example, meaningless to place a TRAP instruction in a loop and 
measure its  current consumption,  because we  would have  measured the influence  of 
other  instructions  too.  However,  as  presented  in  section  4,  we  will  see  that  these 
instructions represented, on average,  less then 5%  of the total number of instructions. 
We thus ignored their influence during the energy cost estimation of a program. 
We saw previously that by combining instruction types, data types, and address modes, 
the dragon  ball  processor  offers  more  then  1,000  instructions.  Some  tests  showed, 
however, that it was possible to associate instructions with the same functionality. They 
could be arranged in families in order to speed up the power analysis of the processor. 
ADD and SUB were, for example, gathered in the same family and the measurements 
for  ADD were  used  for  SUB.  For each  member of this  family,  it was  nevertheless 
necessary to take measurements for the different addressing modes. The differences in 
base-cost  for the same instruction with different  addressing modes  is  a result  of the 
different data paths activated during its execution. 21 
As presented in section 1, the switching activity, and hence, the power conswnption in a 
circuit  is  a  function  of the  change  in  circuit  state  resulting  from  changes  in  two 
consecutive  sets  of  inputs.  During  the  determination  of the  base-cost,  the  same 
instruction was executed in an infinite loop. Thus, it could be expected that the change 
in circuit state between instructions would be less here, than in an instruction sequence 
in  which  consecutive  instructions  differs  from  one  another.  In  [16],  the  authors 
introduce the concept of "circuit state  overhead". Given any pair of instructions, the 
current  for  a  loop  consisting  of an  alternating  sequence  of these  instructions  was 
measured. The difference between the measured current and the average  base-costs of 
the two instructions was defined as the circuit state overhead for the pair and was later 
added to the global cost of the program. In practice, the above effect was well observed 
for the Dragonball microprocessor. It however varied little (4 to 9 rnA) from one pair of 
instructions to another pair. Thus, during the simulation, the average value of 7 rnA was 
added as a common base each time a switch between instruction opcodes was detected. 
This asswnption was later confirmed by experimental validation (section 4). 
3.4  Power model 
In  this section, we describe a framework for energy estimation of programs using the 
instruction level power model outlined in the previous section. 22 
3.4.1  Generaljrt1J?1el.W(k 
Figure 3-5 describes the general architecture used to get the energy profile of a program. 
Applications to be analyzed 
Text file with the different opcodes 
Base 

Cost 

Table 

Energy consumption estimation 
+ disassembled file 
Figure 3-5: Software energy consumption 
estimation framework 
There were two main elements in this  framework. The POSE emulator was used to 
create  an  accurate  profiling  of a program.  This resulted in a text file  containing the 23 
different  opcodes  that were  executed.  This text  file  was  then  analyzed  by another 
program,  Debuffer,  that  disassembled  the  different  opcodes  and  associated  the 
instructions with their current consumption and timing.  It was decided to instantiate 
these two functions in separate modules for two reasons. We wanted first to keep our 
work as much as possible in add-on component form. By leaving the source code of the 
emulator mainly untouched, it gave us a better chance to make public our work in the 
future so that it could be later proposed as  an extra option to the emulator. The second 
reason was mainly to improve the speed of the simulation. By storing the opcode and 
disassembling it only when the simulation was finished, we greatly improved the overall 
speed of the analysis. This may be important for future simulated real-time applications. 
The main drawback of this method was the size of the file  being created. They reached 
values of up to 300 ME after only a few seconds of simulated execution. 
The following sections analyze more accurately these two essential elements, POSE and 
Debuffer, and their respective role. 
3.4.2  The POSE Emulator 
As explained earlier, accurate energy consumption estimation relies on a very accurate 
profiling of the program being executed. It is  necessary to determine how many times 
each instruction was executed and in what order As we will see later in this section, we 
also had to sometimes determine the state of some CPU flag registers. Fortunately, the 
Palm  environment  has  a  very  complete  emulator:  POSE  (palm  Operating  System 
Emulator)  [19].  POSE  is  a  hardware  emulator  program  for  the  Palm  Computing 
platform, which emulates the Palm hardware in software, providing the ability to test 
and debug Palm as applications on a Macintosh or Windows-based desktop computer. 
When executing a Palm as program with POSE on a desktop computer, POSE fetches 
instructions,  updates  the  handheld  screen  display,  works with  special  registers,  and 
handles interrupts in exactly the same manner as the Dragonball processor does inside 
the Palm Computing platform handhelds. The difference is  that POSE executes these 
instructions in software  on the de')ktop  computer. The version used was  runs  on a 
Windows 95 Pc. 24 
Emulation at  the CPU level is  fairly simple. The Palm OS Emulator loads the ROM 
image and initializes a virtual program counter ("PC") to a well-defined location within 
that  ROM  image.  The  emulator  proceeds  to  "boot"  the  ROM  by  emulating  the 
execution of machine language instructions (opcodes) starting at that memory location. 
In turn,  opcodes are  read  from memory, decoded,  and the actions that would have 
occurred in an actual CPU are mirrored in algorithms and data structures maintained by 
the emulator. For example, if the opcode being emulated is  supposed to result in two 
numbers being added together, the emulator will know to fetch those two numbers, add 
them together, and store the result in the location indicated by the opcode. In other 
words, what a microprocessor does in hardware, the emulator does in software. Other 
aspects of CPU emulation (interrupt handling, exception handling, sleep mode, etc.) are 
also fully emulated. 
The CPU works in conjunction with memory accessible via its external address bus. On 
Palm devices, there are three types of memory that are accessed: ROM, RAM, and the 
memory-mapped hardware registers. ROM memory is  emulated by making use of the 
ROM image ftle that the emulator loads. Whenever an emulated opcode needs to fetch a 
value that falls  in the range  occupied by the ROM in an actual hardware device,  the 
emulator fetches  the appropriate value  from within the ROM image it loaded. RAM 
memory is emulated similarly. When the emulator is started, it is told to emulate a device 
with a specified amount of RAM installed (128K, 2S6K, S12K, 1 Meg, 2 Meg, 3 Meg, 4 
Meg, or 8 Meg). The emulator uses the host OS's facilities to allocate a block of memory 
of the requested size  to be used as  a "RAM buffer". Whenever an  emulated opcode 
needs to fetch a value that falls  in the range occupied by RAM in an  actual hardware 
device, the emulator fetches the appropriate value from within the RAM buffer instead. 
When an emulated process accesses a hardware register, the emulator detects which one, 
and emulates  it.  For instance,  if the emulated process  writes  a value  to the register 
corresponding to the serial  output port, the emulator redirects that byte to the host 
desktop computer's serial output port instead. 25 
Figure 3-6 presents an excerpt from the main CPU loop in the Palm as Emulator: This 
loop was  modified to store  all  the different opcodes  being executed when a program 
was runrung. 
while  (gCPUState  kCPUState  Running) 
opeode  =  get  iword(O) i 
*eyeleCount  +=  (*funetable[opeode])  (opeode) i 
if  (!ATrap::DoingCall  ()) 
Emulator::MyPowerSim.AddOpeodes(*instruetionStart, 
opeode,  regflags) i 
} 
Ilend  powersim 
Figure 3-6: Modified executing loop in the 

POSE emulator 

This loop uses getjword(O) to fetch an opcode from the memory location indicated by 
the current PC, and then uses  that opcode as  an index into a table of 65,536  opcode 
handlers to fetch the address  of,  and execute, the correct ope  ode handler.  In another 
sense, a CPU emulator is very complex: there are lots of opcodes and many details to 
account for when emulating those opcodes.  Status  register bits  are  updated, memory 
accesses  are  checked and performed, exceptions  are  handled,  interrupts are  triggered, 
supervisor mode rules are observed, conditions are determined, and branches are made. 
MyPowerSim.AddOpeodes (*instruetionStart,  opeode,  regflags)  calls  a 
function of the powersim class.  This function stores the current PC, the new opcode 
fetched and the state of the X, N, Z, V, C flags into a text fue.  The storage occurs only 
when the corresponding function is selected from the menu of the Palm emulator. 26 
3.4.3  l)ebulfer 
Debuffer  is  an  assembly  level  debugger  for  the  PalmOS  Emulator.  This  program 
communicates with the POSE emulator through a TCPlIP connection. Whenever a 
debug assembly instruction trap  #8  is  executed,  the emulator pauses  the execution 
and gives control to the Debuffer. It is then possible to access a series of commands to 
debug a program such as modifying the internal registers of the emulator, disassembling 
specific lines of code or checking memory data values. 
We decided to use  Debuffer because  its  source code was  available.  We modified  the 
existing  program to correspond to the  needs  of our project.  In its  original  version, 
Debuffer creates a table of instructions with 65536 entries that corresponds to the 2"'16 
possible  opcodes.  At  the  corresponding  opcode,  entrie  is  stored  the  instruction 
mnemonic, its  addressing  mode  and  other relevant information. We  added two new 
characteristics, the current consumed (float)  and the number of cycles of the instruction 
(unsigned short integer). This occupies a significant amount of the desktop computer 
memory but it considerably shortens the analysis time for the emulator opcode file. 
We created a specific Debuffer command that opens the opcode files  created by the 
emulator. It fetches an opcode and disassembles it.  It also performs basic computation 
such as adding the weighted current consumption. 
3.4.4  Framer.wrk adjustment 
After the first  experiments, we  found that some  adjustments had to be  made  on the 
original framework. 
For example,  there  are  some  variable  cycle  length  instructions  such  as  operatlOns 
implying  a shift  or the conditional  ones.  The shift instructions  (ROR, ROL, ROXL, 
ROXR, LSL,  LSR)  have  a timing that varies  as  a function  of the number of bits  by 
which the number is shifted. As the opcode is the only value being stored and that does 
not contain the operands values,  it  is  impossible  to include  these  instructions in  our 27 
methodology.  We  therefore  decided  to  leave  these  instructions  out  of the  energy 
estimation.  They represent  a  very  small  part  of the  total  execution  of a  program. 
Conditional instructions also  have  a timing that varies when the condition is  true or 
false. The BCC instruction for instance has a timing that varies from 10 to 8 cycles when 
the condition is  true or false.  To address  this  problem, we  decided  to pass  the flag 
registers  from the emulator to the Debuffer. This allowed us to use the state of these 
flags  when a conditional instruction executes and decides if the condition was true or 
not. 
Finally, the last  consideration concerns the memory characteristics  of the Palm Pilot. 
Our initial results were accurate when a basic  program was  being executed. Yet, they 
showed a significant inaccuracy whenever a Palm OS API was  called.  This happens 
because during the instruction base-cost measurement, the loop is loaded into the RAM 
of the Palm Pilot. On the other hand, the instructions executed when an API is  called 
are located in the ROM. Thus, two different types of memory accesses occur when an 
API  is  called,  and  causes  the  inaccuracy  in  predicting  energy  consumption 
characteristics.  The  ROM  access  has  a  smaller  wait  time  and  a  smaller  current 
consumption. This was verified by using a Palm III which flash ROM memory could be 
written to.  We ported some loops of different instructions in the empty part of the 
ROM and then in the RAM to establish a comparison. It was observed that the same 
instruction, when executed from the ROM, drew in average 40% less current. To take 
this  phenomenon  into  account,  Debuffer  was  modified  to  detect  whenever  an 
instruction  was  executed  from  the  ROM.  In  this  case,  this  instruction  current 
consumption was decreased by the average observed value of 40%. 28 
4  Results and Validation 
The framework  presented in the  previous  part of this  report relies  heavily on some 
assumptions about the energy consumption and its relation to the current drawn from 
the  batteries.  Consequently,  verification  tests  are  needed  to  consider  any  of these 
assumptions  valid.  This  part  of the  thesis  presents  some  observations  about  the 
measurement  of the  individual  instructions  and  then  presents  some  validation  tests 
based on benchmarks where we compared real life measurements and predicted ones. 
4.1  Instruction measurement 
4.1.1  Results 
Following  the  method  explained  in  section  3,  each  instruction,  when  possible,  was 
measured in a loop to get its base-cost. The results were stored into a database for later 
use  by Debuffer.  In  total,  more  then  530  measurements were  done  and  thanks  to 
different extrapolations, about 1000 instructions were associated with a base-cost. Figure 
4-1  presents  a  part  of  the  database  containing  the  results  of  the  instruction 
measurements. 29 
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Figure 4-1: Instruction base-cost data base 
The fist column contains the mnemonic of the instruction, the second its operand size 
and the third and  the  fourth the mode  of its  source  and  destination  address  when 
applicable. Column E contains the nwnber of cycles of the instruction as  given by the 
Dragonball manual.  Column G  gives  the current as  it was  measured when the  loop 
containing  the  instruction  was  running.  Column  I  was  used  to  store  another 
measurement of the same instruction to check for eventual variation between measures. 
Typically, from one measurement to another, the variation was less then 4 %. Column L 
contains the final current that was considered for the energy estimation. In Colurrm M, 
we indicate the exact instruction that was used in the loop. 
4.1. 2  Current consumption by class ofinstructions 
This section presents the results of the current consumption measurement for different 
types of instructions. Figure 4-2 allows to compare different current base-costs between 
these types of instructions. 30 
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mstructlons 
Contrary to what could be expected, the current consumption was more important for 
basic instructions like ADD, or, AND, than for more complex one such as  DIVS or 
MULS. As the power is  a direct function of the current (P  =  U  x  1)  that means that 
DIVS or MULS consume less power then the other ones. However, as we mentioned 
earlier, power and energy are different. Figure 4-3  shows the number of cycles of each 
of the instructions. 31 
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It is interesting to notice that the bigger the number of cycles an instruction requires, the 
smaller the current drawn and thus the power it uses. TIlls fact was true for most other 
instructions as well. If  this is not very useful in the case of this project, this information 
could be pretty profitable for platforms where power represents an important variable in 
the correct behavior of a processor. For laptop computers for example, heat dissipation 
is highly critical. The information provided by a simulator, like the one being developed 
for this project, could be used to anticipate power consumption peaks. Then, it could be 
possible to adapt the processor clock or activate an additional cooling mechanism so 
that the heat is correctly dispersed. 
Let's consider now the energy consumed by each instruction. Figure 4-4  presents the 
calculated energy for selected instructions. 32 
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This confirmed that cost of computationnal instructions depend on the ALU operation 
that is performed. The cost of an ADD, ABeD or AND is  7 to 9 times less  then the 
cost of DIVS or MULS. This can be  explained by the difference in circuit activity for 
theses instructions and by their respective timings. 
At the same time, it is  interesting to notice the case  of AND and ADD. It could be 
expected that the logic  for  an  AND would be  much less  then that for ADD, thus 
leading to some variation in the overall current drawn for these instructions. Yet, there is 
only a two percents difference. The reason  for the similarity of the cost most likely 
comes from the internal architecture of the ALU. The different ALU sub-functions are 
usually  fed  by a common bank of inputs,  and the  outputs  of the  appropriate  sub­
function are selected by a multiplexer structure. Now, in any given cycle, the results of 
only one sub-function are needed. Thus, the circuit activity in the other sub-functions is 
a waste of power. The design can be modified for low power by extending the principles 
of automatic power management. If  the inputs of the sub-functions that are not needed 
are prevented from switching, the power consumed in these sub-functions can be saved. 33 
TIlls  observation  motivated  the  concept  of  "guarded  evaluation",  which  has  been 
explored in detail in [20]. 
4.1.3  Operand influence 
One  of  the  assumptions  made  in  the  used  methodology  was  that  the  energy 
consumption was a function of the instruction type only and that the influence of the 
operands was negligible. This had to be verified by real life measurements. The number 
of ones in the operands does not affect the current nearly as much as the number of bits 
switched on the data bus does. In a first experiment, the instruction ADD, ADDI and 
MULS were used with different values from OxO  to OxFFFFFFF. The current variation 
was less then 1 percent, which corresponds to the standard average variation from one 
measurement to another. 
Another study was done that showed a little  correlation between the number of bits 
switched on the data bus between consecutive instructions and power dissipated. Figure 
4-5  shows the observation. It appears that the higher the number of bits switched the 
higher the power consumption is. However, the variation is less then 1.5 % in both the 
case  of the  MOVE  and ADD  instruction.  TIlls  confirms  the  hypothesis  that  the 
operand influence is minimal and thus can be ignored. 34 
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4.1.4  Inter-instruction influence 
As mentioned in section 3.3, the inter-instructions effect was taken in account by adding 
7 rnA each time there was a change in the type of instruction being executed. This value 
was  deduced  from  a  series  of  experiments  conducted  on  inter-instruction  circuit 
overhead. Loops consisting of pairs of instructions were built and the current measured 
to determine the associated overhead. Table 4-1  and Figure 4-6 presents the results for 
seven of these pairs. 35 
couple of instruction  instructions  current  cycles  current  current  in mA 
c  g  .w 
BCHG #3, 02  77.4  12 
BRA MFHBegin  76.4  10 
an  seq 
SEQ  02  71 .9  6 
su 
BSET 01 , 03  68.5  8 
neg cmp 
CMP.L 00,04  65 .5  6 
move cmp 
CMP.L 05,06  65.5  6 
ANO.L  01 , $14000  91 .1  28 
Table 4-1: Circuit state over head 
measurements 
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TIlls  figure  shows  that  the  overhead  varied  from  3.5  to  8.5  rnA  from  a  pair  of 
instructions to another. We found that, in practice, the value of 7 rnA was the average 
overhead when complex programs were executed. 
4.2  Validation through a benchmark 
One of the most interesting advantages of the method chosen for power estimation is 
that  it  allows  a  comparison  of the  estimated  average  current  with  direct  real  life 
measurements. There are two main values that can be compared to help validate the tool 
we developed: the time a program takes to execute and the current it draws during its 
execution. The following sections explain this in more detail. 
4.2.1  l?~ks 
The set of benchmarks used for the validation has been designed from different sources. 
The first set of applications was derived from a benchmark designed by Thomas Plum 
(Appendix  A).  It was  originally  designed  to  give  a  general  idea  of  how  many 
microseconds are needed to execute the "average operator" on different types of data: 
register int's, auto short's, auto long's, double data. It also gives an idea of the time for an 
integer multiply,  and  the time to call-and-return from  a function.  These  six  numbers 
were chosen because they allow a programmer to make very good first-order estimates 
of the CPU time that a particular algorithm will take. 
Another source of the benchmarks used comes from [21].  In this project, the authors 
developed  a suite  of benchmarks  for  the Palm Pilot.  These  benchmarks tested  both 
memory accesses, and computational aspects of the Palm system. Unfortunately, only a 
part of the code of these applications remains. We selected two of these benchmarks: 
read  mark and write  mark. 
Here is the list of the benchmarks and their respective characteristics: 37 
• 	 benchreg:  This  benchmark  consIsts  of  different  operations  including  addition, 
multiplication and data movement which are executed in a loop. It also defines the 
storage type of the variables as register integer. 
• 	 benchsho: This program is the same then the first one except that the storage class 
of the variables used is auto short. 
• 	 benching: This benchmark is also derived from the first one with a new storage class 
auto long. 
• 	 benchmul: This program emphasizes the multiplication operation. 
• 	 benchfn: In this benchmark there are a series of function definitions £3,  f2,  fl, and 
fo  such  that  each  call  to  a  function  fa  generates  exactly  1000  function-call 
operatlOns. 
• 	 benchdbl: The sixth program is  derived from benchlng by changing STOR_CL to 
auto, TYPE to double, and replacing the inner loop body with this slightly different 
version to requirements imposed by the use of floating points. 
• 	 write_mark:  This benchmark opens  a previously created database  and writes  one 
byte to each of the records in the database. The database size is 240 records, each of 
which are 45 bytes. 
• 	 read_mark:  This  program  opens  the  same  type  of  database  as  the  prevlOUS 
benchmark and reads one byte from each of the records. The main interest of these 
last two benchmarks is that they call Palm OS functions to manipulate the database. 
It is important to mention that it is not possible to directly compare one benchmark to 
another one. Indeed, as the sizes of the loops and the operations executed are different, 
an  integer  benchmark might  have  a  longer  execution  time  than  the  floating  point 38 
benchmark. Later, in section 5, we will be comparing different optimized versions of the 
same benchmark. 
4.2.2  Timingwdidation 
One of the key parameters  of a correct  energy consumption estimation is  the time. 
Indeed as  energy is a direct function of time, it is essential to estimate it with accuracy. 
To check the correct behavior of the simulator, we executed a series  of benchmarks 
with different execution times  both on the simulator and on a real  Palm Pilot.  The 
simulator gives the expected number of cycles taken by the program. This can be easily 
converted into seconds knowing that the dragon ball clock cycle frequency is  16 MHz. 
On the real Palm Pilot, the program timing was measured using the TimGetTick ()  API 
function  offered  by the Palm as. This  function  relies  on a O.Ol-second  timer,  also 
referred to as the system ticks, which can be used for finer timing tasks. 
For the timing measurement, each benchmark was repeated in a loop long enough for 
the execution time to be significant. Figure 4-7 gives the result of this experiment. 39 
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It appeared that for standard C programs the accuracy of the prediction was very good 
with less  then a  4%  difference  for  five  of them.  Yet,  Benchfn presented  a  higher 
difference with a variation of almost 11  %. This is due to the fact that this benchmark 
uses mainly function calls  which correspond to instructions with variable cycle length 
and thus  could not be  accurately measured.  The last  two benchmarks show a time 
difference of 16 %. This comes from the fact that they call API functions provided by 
Palm OS whose instructions  are  located in  the ROM The Pose emulator does  not 
simulate very rigorously the Palm OS calls. On a real device, the time spent in the trap 
dispatcher represents a fairly significant overhead. On the other hand, to emulate the call 
to the Palm system, the emulator runs a lot of it's own code before actually calling the 
OS routines. 
4.2.3  Omr:ntudidation 
Another test we conducted aimed at comparing the predicted average current and the 
real current as  it was measured. We saw in section 3.3  that the DIMM157 Tektronix 40 
multimeter averages  a current over a time window of 300 milliseconds. Therefore, as 
long  as  a program execution period is  much smaller than 300  ms, it is  possible  to 
measure its average current consumption with the multimeter. The sizes  of the different 
loops used in the  benchmarks were  set  so  that the global  execution time  fitted  this 
limitation. Figure 4-8 shows the result of the experiments. 
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A close correspondence between the estimated and actual values was obtained. The 
accuracy of the estimation is very- good and the maximum difference was under 5 %. 
Finally, considering timing and current validation, the simulator had very- good results 
for programs that do not use  API functions.  In the  future,  for  basic  programs, the 
inaccuracy of the energy consumption estimation can be expected to be less than 5 %. 
In the case of programs involving operating systems functions, this number reaches 15 
%.  However,  we  still  believe  the  tool  is  useful  to  establish  comparisons  between 
different programs. Indeed, even if the predicted energy consumption is different from 
the  real  one, it  can  still  be  compared to  another predicted  energy  consumption to 
detennine if there was an actual saving. 41 
5  Example of Applications Optimization 
In this section, we used the tool developed and validated in the previous section to give 
an  example  of  its  possible  use.  The  first  part  presents  some  software  energy 
optimization techniques. The second gives an example done with an application: STRIP. 
5.1  Software energy optimization techniques 
The energy estimation simulator provides the fundamental information that can guide 
the  development  of energy  efficient  software.  It  also  helps  in  the  identification  of 
sources of energy reduction that can then be exploited by software development tools 
like  compilers  and  code  generators  and  schedulers.  Several  ideas  in  this  regard  are 
proposed in [22]. 
5.1.1  Rr.rIucing mmory aa:ess 
An inspection of energy costs reveals  an important fact  that holds  usually  for  every 
processor - instructions that involve memory accesses  are much more expensive than 
instructions  that  involve  just  register  accesses.  For  example,  for  the  Dragonball 
microprocessor, the ADD instruction when using register operands costs approximately 
60 uJ.  In contrast, when the memory is read, this same instruction costs up to 200 uJ, 
and up to 300 uJ when the memory is written. This extra cost comes mainly from the 
extra number of cycles required to complete the access and from the fact that the energy 
consumption in the external memory system adds an additional energy penalty. 
These  observations  point to the large  energy saving that can  be  attained  through  a 
reduction in the number of memory accesses. This motivates the need for development 
of optimizations to achieve this reduction at all  levels  of the software design process, 
starting from higher level decisions down to the generation of the final  assembly code. 
During compilation, the most effective way of reducing memory operands is  through 
better utilization of registers. The potential of this idea was demonstrated through some 
experiments for the 486DX2 microprocessor [23]. 42 
5.1.2  Energy rost drian axle generation 
Code translation refers to the process of translating a high-level problem specification 
into machine code.  This is  either done automatically through compilers,  or in  certain 
design situations, it is done by hand. In either case, code generation involves the choice 
of instructions to be  used in the final  code,  and this selection is  based on some cost 
criterion.  The traditional  cost  criteria  are  either  the  size  or the  running time  of the 
generated code. The main idea  behind energy cost driven code generation is  to select 
instructions based on their energy costs instead. 
In [22], the authors introduced an  energy based code generator for the 486DX2 using 
this idea.  An existing tree pattern based code generator selected instructions based on 
the number of cycles they took to execute. The authors modified it to use the energy 
costs of the instructions instead.  Interestingly, it was  found that the energy and cycle 
based code generators produced very similar code. 
This observation provides quantitative evidence for a general trend that was  observed 
for the Palm Pilot. This is  that energy and running times of programs track each other 
closely. It  was consistently observed that the difference in average current for sequences 
that  perform  the  same  instruction  is  never  large  enough  to  compensate  for  any 
difference in the number of cycles.  Thus,  the shortest sequence is  also  invariably the 
least energy sequence. 
5.1.3  Instruction reordering/or lmvpor.e:er 
Reordering  of  instructions  in  order  to  reduce  switching  between  consecutIve 
instructions is  a method for energy reduction that does  not involve  a corresponding 
reduction in the number of cycles.  An instruction scheduling technique based on this 
idea has been proposed in another work [24]. Here, instructions are scheduled in order 
to minimize the estimated switching activity in the control path of an experimental RIse 
processor. 43 
Our experiments indicated however that the switching activity for the Palm Pilot, if not 
negligible, does not vary a lot from one pair of instructions to another. This method is 
therefor not very useful in our case. 
5.2  Example of the optimization of an application: STRIP 
To illustrate a possible use of our tool, we took the example of S1RIP, an existing Palm 
Pilot  application.  "Secure  Tool  for  Recalling  Important  Passwords"  (S1RIP)  is  a 
password and account manager for the Palm Computing Platform. It was designed to fit 
the  demanding  needs  of IT professionals,  but  it  is  useful  for  anyone  who  has  to 
remember passwords,  pin numbers,  alarm codes,  or any other collection of ID/Key 
pairs. S1RIP uses strong encryption to safeguard data. Before any account information 
is stored to the Palm's internal databases, it is encrypted using the 3-way, Idea, or DES 
algorithms. S1RIP uses MDS for key generation. 
We investigated different choices a developer would have when building an application. 
To do this we  modified the source  code  of S1RIP with PRC-Tools.  PRC-tools is  a 
complete  compiler tool chain  for  building Palm OS applications  in C  or C+ +. The 
PRC-Tools package includes patched versions of the GNU packages GCC, binutils, and 
gdb,  along with various  post-linker tools  to produce Palm OS PRC files.  Aiming  at 
energy cost  reduction, we  tested the part of the program where the  encryption  of a 
password takes  place.  We  created  different versions  of S1RIP where we varied  the 
cryptographic algorithm used (Idea or DES) and the optimization option given to the 
compiler. 
•  idea-oO: Idea algorithm, GCC does not perform any optimization. 
•  idea-01: Idea algorithm, the compiler tries to reduce code size and execution time. 
•  idea-02: Idea algorithm, the compiler optimizes even more. 
•  idea-03: Idea algorithm, maximum optimization capacity. •  idea-Os:  Optimize  for  size.  Gather  all  '-02' optimizations  that  do  not typically 
increase code size. 
44 
•  des: DES algorithm. The DES encryption algorithm is proposed as an API function 
of  the  operating  system.  Thus  the  compiler  optimization  directives  have  no 
influence  on the precompiled code  and there  is  just one version of STRIP with 
DES. 
size of the  number of  time 
predicted  measured 
Strip version 
energy 
prc file (kb)  cycles  (ms) 
average  average 
(mJ)
current  current 
33  128284  9.46  70.08  64.5  1757 
idea-02  32  128226  9.46  70.06  65.2  1756 
idea-03  41  128482  9.48  70.05  65.3  1760 
idea-os  32  128120  9.45  70.03  64.7  1754 
des  31  780290  57 .55  60.88  53  9285 
Table 5-1: Energy consumption of different 
versions of STRIP 45 
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Figure 5-1 and Table 5-1 presents the results of the experiments. As explained is section 
5.1, we see that timing and energy consumption are highly related. Indeed the version of 
STRIP, which uses the DES algorithm, has a timing length up to five times longer then 
the Idea version. Even with a current consumption 15 % lower, the energy consumed is 
multiplied by a factor 4.  The Idea algorithm as  been proven to be secure enough for 
common usage.  A developer will  thus  have  all  the reasons to use  it instead of DES. 
Finally,  Figure  5-1  shows  the  importance  of the  optimization  work  done  by the 
compiler. Indeed from an non-optimized to an optimized version, the energy saving is 
about  25  %.  To  underline  this  phenomenon,  we  decided  to  evaluate  the  energy 
consumption of different versions of benchmark programs (Figure 5-2). Again, as  the 
compiler  optimizes  the  code  generated,  it  also  reduces  the  energy  consumed:  On 
average,  between the non-optimized version and the most optimized one, there is  an 
energy saving of 40%. 46 
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compilation option on energy consumption 47 
6  Conclusion 
In the world of mobile computing, saving energy is one of the most important concerns 
for developers. There are  many tools to evaluate the energy consumption at low-level 
design such as the layout or the architectural level. Unfortunately, these methods require 
very complex computations, and, thus, are too slow to be used to estimate the influence 
of the software.  Moreover,  they require  exact  knowledge  of the circuit  level  details, 
which are usually unavailable for existing commercial products. 
This project uses  a methodology that allows us to directly associate a program with its 
predicted energy consumption. Each instruction of a given instruction set is  associated 
with its current consumption and its timing restraints. A database of energy cost is built. 
Later, an execution trace of an application is dumped and used, in conjunction with the 
database, to determine the energy cost of executing the program. 
A simulator was developed for the family of Palm Pilot products. We used two existing 
development tools, POSE and Debuffer to develop our simulator. The performance of 
the simulator was verified via a series of benchmarks where predicted and real  energy 
consumption were  compared. Finally,  to illustrate  a possible use  of the simulator,  an 
example was given with an existing Palm Pilot cryptographic application. 
In future work, the simulator will  be used to evaluate the energy consumption of any 
given node in a network environment. A network of palm pilots will be simulated with 
different POSE emulators. A  file  will  then be transmitted from one node to another 
thanks to the TCPlIP stack already implemented in the Palm OS. Each node will be 
examined to trace the energy consumption of the global system. Different setting will be 
used and different network topologies will  be  compared to understand energy saving 
methodologies for network-level applications. 48 
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APPENDIX A 

-PLUM BENCHMARK ­
<  benchreg.c  >  : 
#define  STOR_CL  register 
#define  TYPE  int 
static void Begin (void) 
STOR_CL  TYPE  a,  b,  c; 
long  d; 
static TYPE  m[10l  =  {O}; 
while (1) 
{ 
/*  call for debuffer*/ 

asm("trap #8"); 

a  = b  = 1; 

for  (d  =  1;  d  <=  100;  ++d) 

{ 
/*  inner loop executes  1000  selected 
operations  */ 
for  (c  =  1;  c  <=  40;  ++c) 
{ 
a  a  +  b  +  c; 
b  a»  1; 
a  b  %  10; 
m[al  =  a; 
b  m[al  - b  - c; 
a  b  -- c· , 
b  a  I  c; 
a  !b; 
b  a  +  c· , 
a  b  >  c· , 
return; 
} 52 
<  benchfn.c  >  : 
#define  STOR  CL  auto 

#define  TYPE  int 

f2 ()  { 

f3 () ;f3 () ;f3 ();f3 () ;f3 () ;f3 () ;f3 () ;f3 () ;f3 () ;f3 ();}  /* 

10  */ 

f1 ()  { 

f2 () ; f2 () ; f2 () ; f2 () ; f2 () ; f2 () ; f2 () ; f2 () ; f2 () ; f2 () ;}  / * 

10  */ 

fO()  {  f1() ;f1() ;f1() ;fl() ;f1() ;f1() ;f1() ;f1() ;f1();} 

/*  9  */ 

f3 ()  {  } 

static void 3egin(void) 
{ 
STOR_CL  TYPE  a,  b,  C; 

long d; 

statlc TYPE  m[10]  =  {O}; 

/*  call for  debuffer*/ 

asm("trap  #8"); 

a  = b  = 1; 

for  (d  =  1;  d  <=  500;  ++d) 

fO();  /*  executes  500  calls */ 

return, 

<benchmul.c> 
#define  STOR_CL  auto 
#define  TYPE  int 
static void Begin (void) 
{ 
STOR_CL  TYPE  a,  b,  C; 

long  d; 

static TYPE  m[10]  =  {O}; 

/*call  for debuffer*/ 

asm("trap #8"); 

for  (d  =  1;  d  <=  100  ;  ++d) 

{ 

for  (c  =  1;  c  <=  40;  ++c) 

{ 

a  =  3  *a*a*a*a*a*a*a*a  *  a*a*a*a*a*a*a*a  * 

a*a*a*a*a*a*a*a  *  a;  /*  25  *  */ 
asm("trap #8); 53 
APPENDIX B 

CURRENT BASE-COST MEASUREMENT ­
exact Instr 
current 
final 
77.8 ABCoOO.01 
88.3 ABCo -(AO).-(A1) 
92.65 ADo.w  01 . 01 
93.2 ADo.w  A1 . 01 
94.1 ADo.w  (A1). 01 
95.9 AoD.w (A1)+. 01 
85.7 ADo.w -(A1). 01 
92.9 ADD.w  $10(A1).01 
86.9 Aoo.w  $10(A1.o0), 01 
92.4 Aoo.w  $1000. 01 
91 .9 ADo.w $100000. 01 
94.4 ADo.w $10(PC).01 
87.4 Aoo.w  MFHBegin(PC.OO.W).01 
94.6 Aoo.w  #$FFFF. 01 
93.1 ADo.w  01 .01 
Aoo.w  o1 ,A1 69.1 
91.8 ADo.w  o1 .(A1) 
94.3 ADo.w  o1,(A1)+ 

89 
Aoo.w  o1.-(A1) 
ADo.w  o1,$10(A1) 94.7 
ADo.w  o1 ,$10{A1 ,OO) 90.1 
91 .9 ADo.w 01 .$1234 

90 
ADo.W  01. $14000 

ADo.w 01 , $10(PC) 

ADo.w 01 . MFHBegin(PC.OO.W) 

Aoo.w  01  ,#$FFFFFFFF 

ADo.L  01 , D1
 67.3 
67.7 lADo .L  A1 , 01 
ADo.L  (A1), 01  85.9 
86.9 ADo.L  (A1)+, D1 

82 
ADo.L  -(A1). 01 
87.2 Aoo.L  $10{A1). 01 
81 .8 ADo.L $10(A1 .DO). 01 
86.3 ADo.L  $1000. 01 

79 
AoD.L  $100000.01 
current- date 
(mA) 
current  date 
extrapola 
ted (or 
measure 
d if date) 
77.8  3/23 
88.3  3/24 
93.1  4/3  92.2 
93.2  4/3 
94.1  4/3 
95.9  4/3 
85.7  4/3 
92.9  4/3 
86.9  4/3 
92.4  4/3 
91 .9  4/3 
94.4  4/3 
87.4  4/3 
94.6  4/3 
93.1 
69.1  4/5 
91 .8  4/5 
94.3 	 4/5 

89  4/5 

94.7  4/5 
90.1  4/5 
91 .3  4/14  92.S  4/5 
90  4/17 
67.3  3/28 
67.7  3/28 
85.9  3/28 
86.9  3/28 

82  3/28 

87.2  3/28 
81 .8  3/28 
86.3 	 3/28 

79  3/28 

nmemo  size  Src  Dst 
nic  Mode  Mode 
abed  Dreg  Dreg 
abed  Apdi  Apdi 
add  W  Dreg  Dreg 
add  W  Areg  Dreg 
add  W  Aind  Dreg 
add  W  Aipi  Dreg 
add  W  Apdi  Dreg 
add  w  Ad16  Dreg 
add  w  Ad8r  Dreg 
add  w  absw  Dreg 
add  w  absl  Dreg 
add  w  PC16  Dreg 
add  w  PC8r  Dreg 
add  w  imm  Dreg 
add  w  Dreg  Dreg 
add  w  Dreg  Areg 
add  w  Dreg  Aind 
add  w  Dreg  Aipi 
add  w  Dreg  Apdi 
add  w  Dreg  Ad16 
add  w  Dreg  Ad8r 
add  w  Dreg  absw 
add  w  Dreg  absl 
add  w  Dreg  PC16 
add  w  Dreg  PC8r 
add  w  Dreg  imm 
add  Dreg  Dreg 
add  Areg  Dreg 
add  Aind  Dreg 
add  Aipi  Dreg 
add  Apdi  Dreg 
add  Ad16  Dreg 
add  Ad8r  Dreg 
add  absw  Dreg 
add  absl  Dreg 
a  s 
diff 
(%) 
1.0 
,,,", 
-1.3 
r::ye 
s 
6 
18 
4 
4' 
8 
16 
18 
16 
20 
-1 
-1 
-1 
8 54 
add  PC16  Dreg 
add  PC8r  Dreg 
add  imm  Dreg 
add  Dreg  Dreg 
add  Dreg  Areg 
add  Dreg  Aind 
add  Dreg  Aipi 
add  Dreg  Apdi 
add  Dreg  Ad16 
add  Dreg  Ad8r 
add  Dreg  absw 
add  Dreg  absl 
add  Dreg  PC16 
add  Dreg  PC8r 
add  Dreg  imm 
adda  w  Dreg  Areg 
adda  w  Areg  Areg 
adda  w  Aind  Areg 
adda  w  Aipi  Areg 
adda  w  Apdi  Areg 
adda  w  Ad16  Areg 
adda  w  Ad8r  Areg 
adda  w  absw  Areg 
adda  w  absl  Areg 
adda  w  PC16  Areg 
adda  w  PC8r  Areg 
adda  w  imm  Areg 
adda  Dreg  Areg 
adda  Areg  Areg 
adda  Aind  Areg 
adda  Aipi  Areg 
adda  Apdi  Areg 
adda  Ad16  Areg 
adda  Ad8r  Areg 
adda  absw  Areg 
add a  absl  Areg 
adda  PC16  Areg 
adda  PC8r  Areg 
add a  imm  Areg 
add  w  imm  Dreg 
add  w  imm  Areg 
add  w  imm  Aind 
add  w  imm  Aipi 
add  w  imm  Apdi 
add  w  imm  Ad16 
add  w  imm  Ad8r 
add  w  imm  absw 
add  w  imm  absl 
add  w  imm  PC16 
add  w  imm  PC8r 
add  w  imm  imm 
1 
20 
16 
8 
-1 
20 
20 
24 
26 
24 
28 
-1 
-1 
-1 
8 
8 
14 
16 
18 
20 
24 
-1 
-1 
-1 
-1 
88 
81 .6 
81 .7 
67.3 
90.2 
91.4 
89.2 
91.6 
88.6 
95 
91.1 
67.2 
67.2 
77.6 
78.5 
73.3 
81 .5 
77.5 
80.5 
82.6 
83.2 
78.2 
76.1 
66 
66.1 
83.8 
80.1 
84.7 
81 .4 
85.2 
85.2 
78.7 
93.6 
91 .5 
87.7 
91 .6 
88.1 
90.8 
3/28 
3/28 
3/23 
3/28 
4/3 
4/3 
4/3 
4/3 
4/3 
3/27 
3/28 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
4/3 
417 
417 
417 
417 
417 
417 
417 
417 
83.8 
84.7 
81 .4 
93.6 
91.5 
D.  $W(PC).D1 
D.L  MFHBegin(PC.DO.W),D1 
DD.L  #$12345678, D1 
67.2  DA.wD1  ,A1 
67.2 ~DA.wA1 .A1 
77.6 ADDAW (AO).A1 
78.5  DA.w (AO)+.A1 
73.3 ~DAW -(AO).A 1 
81 .5 'ADDAW $10(AO). A1 
77.5 ADDA.w $10(AO,DO). A1 
80.5 ADDAW $1000, A1 
82.6 ADDAW $140000, A1 
83.2 ADDA.w $10(PC),A1 
78.2 ADDAW MFHBegin(PC,DO.W),A 1 
76.1 'ADDAW #$FFFFFFFF, A1 
66 ADDALD1,A1 
66.1 ADDALA1  ,A1 
83.8 ADDA.L (A1),A1 
83.8 ADDAL (A1)+,A1 
80.1 ADDA.L -(AO).A 1 
84.7 ADDA.L  $10(AO). A1 
81.4 ADDAL $10(AO.DO). A1 
85.2 ADDA.L  $1000. A1 
85.2 ADDAL $140000. A1 
84.7 ADDAL $10(PC).A1 
81.4 ADDA.L  $10(PC.DO.W).D1 
78.7 ADDAL #$FFFFFFFF, A1 
93.6 ADDI.W  #$FFFFFFFF. D1 
93.6 ADDI.W  #$FFFFFFFF, A1 
91 .5 ADDI.w #$FFFFFFFF. (A1) 
91 .5 ADDI.W #$FFFFFFFF. (A1)+ 
87.7 ADDI.W #$FFFFFFFF, -(A1) 
91 .6 ADDI,W #$FFFFFFFF, $10(A1) 
88.1 ADDI.W #$FFFFFFFF. $10(A1,DO) 
90.8 ADDI.W #$FFFFFFFF, $1000 
ADDI,W #$FFFFFFFF. $14000 
ADDI.w #FFFFFFFF, $10(PC) 
ADDI.W  #FFFFFFFF. 
MFHBegin(PC.DO.W) 

ADDI.W #FFFFFFFF,#$FFFFFFFF 
55 
add 
add 
add 
add 
add 
add 
add 
add 
add 
add 
add 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
add  imm  imm 
addq 
addq 
addq 
addq 
addq 
addq 
addq 
addq 
w 
w 
w 
w 
w 
w 
w 
w 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
addq 
addq 
addq 
addq 
w 
w 
w 
w 
imm 
imm 
imm 
imm 
absl 
PC16 
PC8r 
imm 
addq 
addq 
addq 
addq 
addq 
addq 
addq 
addq 
addq 
addq 
addq 
addq 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
addx 
addx 
w 
w 
Dreg 
Apdi 
Dreg 
Apdi 
addx 
addx 
Dreg 
Apdi 
Dreg 
Apdi 
and 
and 
and 
and 
and 
and 
and 
and 
and 
w 
w 
w 
w 
w 
w 
w 
w 
w 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
-1 
-1 
-1 
4 
18 
16 
20 
-1 
-1 
-1 
8 
8 
20 
20 
-1 
4 
8 
30 
4 
4 
1 
1 
16 
80.2 
90.2 
89.1 
90.4 
88.2 
90.1 
89.5 
91 .9 
90.2 
86.3 
92.2 
87.7 
91.1 
90.9 
66.3 
88.4 
87.2 
90.1 
87 
89.3 
89.8 
91 .9 
87.9 
66.6 
88.7 
91.8 
92.9 
84.4 
4f7 
4f7 
4f7 
4f7 
4f7 
4f7 
4f7 
4f7 
4/17 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/8 
4/10 
4/10 
4/10 
80.~ 
90.2 
91.9 
90.2 
90 . ~ 
66.3 
88.4 
93.1 
93.2 
94.1 
95.9 
85.7 
92.9 
86.9 
92.4 
~ 91 .9 
mea  1.0 
sure 
d 
add  -1.4 
91 .9 AOOO.w #2. 01 
91.9  OO.W  #2,A1 
90.2 AOOQ.w #2. (A  1) 
90.2  OO.w #2. (A1)+ 
86.3 1A.0OO.w #2, -(A1) 
92.2 AOOQ.w #2. $10(A1) 
87.7 AOOQ.w #2. $10(A1 ,OO) 
90.65 AOOO.w #2. $1000 
90.9  OOO.w #2, $14000 
AOOO.w#2. $10(PC) 
AOOO.w #2. MFHBegin(PC,oo.L) 
OOO.w #2,#$FFFFFFFF 
66.3 AOOO.L  #2. 01 
66.3  OOQ.L  #2,A1 
88.4 ADOQ.L #2. (A1) 
88.4 1A.D0Q.L  #2, (A1 )+ 
87.2 1A.0OO.L  #2. -(A1) 
90.1  IA.DOO.L  #2,510(A1) 
87 ADOQ.L  #2, $10(A1 .00) 
89.3 ADOO.L  #2, 51000 
89.8 IA.DOO.L  #2. 514000 
ADOI.L#2.510(PC) 
ADOI.L  #2. MFHBegin(PC,oo.L) 
ADOI.L #2,#$FFFFFFFF 
91 .9 ADOX.w 01 ,00 
87.9 ADOX.w -(A1).-(A1) 
66.6 ADOX.L 01 ,01 
88.7 AOOX.L -(A1).-(A1) 
92.45 ANO.w01 ,01 
93.2 1A.N0.w A 1.01 
93.5 IA.NO.W (A1),01 
95.9 ANO.w(A1)+,01 
85.05 ANO.W -(A  1  ).01 
92.9 ANO.w $10(A1).01 
86.9 ANO.w $10(A1 .oo).01 
92.4 ANO.w $1000,01 
91 .9 ANO.w $14000.01 56 
·'11 
and  w  PC16  Dreg 
and  w  PC8r  Dreg 
and  w  imm  Dreg 
and  w  Dreg  Dreg 
and  w  Dreg  Areg 
and  w  Dreg  Aind 
and  w  Dreg  Aipi 
and  w  Dreg  Apdi 
and  w  Dreg  Ad16 
and  w  Dreg  Ad8r 
and  w  Dreg  absw 
and  w  Dreg  absl 
and  w  Dreg  PC16 
and  w  Dreg  PC8r 
and  w  Dreg  imm 
and  Dreg  Dreg 
and  Areg  Dreg 
and  Aind  Dreg 
and  Aipi  Dreg 
and  Apdi  Dreg 
and  Ad16  Dreg 
and  Ad8r  Dreg 
and  absw  Dreg 
and  absl  Dreg 
and  PC16  Dreg 
and  PC8r  Dreg 
and  imm  Dreg 
and  Dreg  Dreg 
and  Dreg  Areg 
and  Dreg  Aind 
and  Dreg  Aipi 
and  Dreg  Apdi 
and  Dreg  Ad16 
and  Dreg  Ad8r 
and  Dreg  absw 
and  Dreg  absl 
and  Dreg  PC16 
and  Dreg  PC8r 
and  Dreg  imm 
and  w  imm  Dreg 
and  w  imm  Areg 
and  w  imm  Aind 
and  w  imm  Aipi 
and  w  imm  Apdi 
and  w  imm  Ad16 
and  w  imm  Ad8r 
and  w  imm  absw 
and  w  imm  absl 
and  w  imm  PC16 
and  w  imm  PC8r 
and  w  imm  imm 
14 
8 
4 
-1 
12 
12 
14 
16 
18 
16 
20 
-1 
-1 
-1 
-1 
14 
14 
16 
18 
20 
18 
6 
-1 
20 
20 
2 
2 
26 
24 
28 
-1 
-1 
-1 
20 
'24 
-1 
-1 
-1 
94.4. 
87.4 
94.6 
93.1 
69.1 
91 .8 
94.3 
88 
94 .~ 
67.3 
67. 
67.~ 
85.9 
86.9 
82 
87.2 
81.8 
86.3 
79 
88 
81 .6 
81.7: 
93.6 
91 .5 
91 .5 
87.71 
91 .6 
67.3 
67.7  D.LA1,D1 
85.9 'AND.L (A  1  ),01 
86.9  D.L (A1)+, 01 
D.L-(A1),D1 
87.2  ND.L $1 O(A1  ),01 
81 .8 AND.L $10(A1 ,DO),D1 
86.3 AND.L $1000,01 
79 AND.L $14000,01 
88 AND.L $10(PC),D1 
81 .6 AND.L MFHBegin(PC,DO.L),D1 
81.7 AND.L #$FFFFFFFF,D1 
93.6 ANDI.W #$FFFFFFFF,D1 
ANDI.W #$FFFFFFFF, A1 
91 .5  NDIW #$FFFFFFFF, (A1) 
91 .5  DI.W #$FFFFFFFF, (A1)+ 
87.7 'ANDLW #$FFFFFFFF, -(A1) 
91.6 ANDI.W #$FFFFFFFF, $10(A1) 
88.1 ANDtW #$FFFFFFFF, $10(A1,DO) 
90.8 	 DI.W #$FFFFFFFF, $1000 
~NDI.w #$FFFFFFFF, $14000 
ANDI.W#FFFFFFFF, $10(PC) 
ANDI.W  #FFFFFFFF, 
MFHBegin(PC,DO.W) 

ANDI.W #FFFFFFFf,#$FFFFFFFF 
t
"''4.
and  imm  Dreg 
and  imm  Areg 
and  imm  Aind 
and  imm  Aipi 
and  imm  Apdi 
and  imm  Ad16 
and  imm  Ad8r 
and  imm  absw 
and  imm  absl 
and  imm  PC16 
and  imm  PC8r 
and  imm  imm 
andsr  w  imm 
asl  w  Dreg  Dreg 
asl  w  imm  Dreg 
asl  w  Dreg 
asl  w  Areg 
asl  w  Aind 
asl  w  Aipi 
asl  w  Apdi 
asl  w  Ad16 
asl  w  Ad8r 
asl  w  absw 
asl  w  absl 
asl  w  PC16 
asl  w  PC8r 
asl  w  imm 
asl  Dreg  Dreg 
asl  imm  Dreg 
asl  Dreg 
asl  Areg 
asl  Aind 
asl  Aipi 
asl  Apdi 
asl  Ad16 
asl  Ad8r 
asl  absw 
asl  absl 
asl  PC16 
asl  PC8r 
asl  imm 
asr  w  Dreg  Dreg 
asr  w  imm  Dreg 
asr  w  Dreg 
asr  w  Areg 
asr  w  Aind 
asr  w  Aipi 
asr  w  Apdi 
asr  w  Ad16 
asr  w  Ad8r 
asr  w  absw 
asr  w  absl 
-1 
-1 
-1 
20 
-2 
-2 
-1 
-1 
12 
12 
14 
16 
1 
20 
-1 
-1 
-1 
-2 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
70.2  4/10 
88.9  S/1 
86.2  S/2 
91.1  S/2 
86.6  S/2 
89.S  S/2 
89.4  S/2 
8  .2 
80.2 
90.2 
90.2 
89.1 
90.4 
88.2 
90.1 
89.5 
88.9 
92.1 
89. 
S/2  -1 .1 
S7 
80.2 AND!.  #$FFFFFFFF,D1 
D!.L #$FFFFFFFF. A1 
90.2  DLL  #$FFFFFFFF, (A1) 
90.2 AND!.L #$FFFFFFFF, (A1)+ 
89.1 ANDLL #$FFFFFFFF. -(A1) 
90.4  NOLL  #$FFFFFFFF, $10(A1) 
88.2  DI.L  #$FFFFFFFF, $10(A1.DO) 
DI.L  #$FFFFFFFF. $1000 
NOLL  #$FFFFFFFF, $14000 
DI.L#FFFFFFFF, $10(PC) 
DI.L#FFFFFFFF. 
MFHBegln(PC,DO.L) 
ANDI.L #FFFFFFFF.#$FFFFFFFF 
SL  A1 
SL.W (A1) 
88.9  SL.W(A1)+ 
86.2 ASL.W-(A1) 
91.6  SL.W $10(A1) 
86.6  SL.W $10(A1,DO) 
SL.W$1000 
89.4  SL.W$14oo0 
ASL.w $10(PC) 
ASL.W MFHBegin(PC.DO.L) 
SL.W #$FFFFFFFF 
A1 
(A1) 
(A1)+ 
-(A1) 
$10(A1) 
$10(A1,DO) 
$1000 
SL.L  $14000 
SL.L $10(PC) 
SL.L  MFHBegin(PC,DO.L) 
1\SL.L #$FFFFFFFF 
SL  A1 
88.9 1\SL.W (A1) 
88.9 1\SL.W(A1)+ 
86.2 J6.SL.W -(A  1) 
91.6 J6.SL.W  $10(A1) 
86.6 ASL.W $10(A1 ,DO) 
89.S ASL.W$1000 
89.4 ASL.W $14000 58 
asr  w  PC16 
asr  w  PC8r 
asr  w  imm 
asr  Dreg  Dreg 
asr  imm  Dreg 
asr  Dreg 
asr  Areg 
asr  Aind 
asr  Aipi 
asr  Apdi 
asr  Ad16 
asr  Ad8r 
asr  absw 
asr  absl 
asr  PC16 
asr  PC8r 
asr  imm 
bcc  w  imm 
bee  w  imm 
bchg  imm  Dreg 
bchg  imm  Areg 
bchg  imm  Aind 
bchg  imm  Aipi 
bchg  imm  Apdi 
bchg  imm  Ad16 
bchg  imm  Ad8r 
bchg  imm  absw 
bchg  imm  absl 
bchg  imm  PC16 
bchg  imm  PC8r 
bchg  imm  imm 
bchg  Dreg  Dreg 
bchg  Dreg  Areg 
bchg  Dreg  Aind 
bchg  Dreg  Aipi 
bchg  Dreg  Apdi 
bchg  Dreg  Ad16 
bchg  Dreg  Ad8r 
bchg  Dreg  absw 
bchg  Dreg  absl 
bchg  Dreg  PC16 
bchg  Dreg  PC8r 
bchg  Dreg  imm 
bclr  imm  Dreg 
bclr  imm  Areg 
bclr  imm  Aind 
bclr  imm  Aipi 
bclr  imm  Apdi 
bclr  imm  Ad16 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
·1 
-1 
10 
8 
1 
·1 
16 
16 
18 
20 
20 
24 
·1 
·1 
·1 
8 
·1 
14 
16 
18 
16 
20 
·1 
·1 
-1 
14 
-1 
16 
81 .2 51212 
000 
(for 
true) 
71 .5  5/2 
81.4  4/20 
89  4/20 
86.5  4/20 
89.3  4/20 
85.5  4/20 
87.9  4/20 
87.5  4/20 
77  4/20 
87.2  4/20 
84.6  4/20 
89.7  4/20 
85.2  4/20 
88.1  4/20 
88.6  4/20 
73.6  4/25 
88 	4/25 
4/25 
86.2  4/25 
87.8  4/25 
7U 
88.~ 
89 
for 
false 
5/2  0.9 
87.2 
88 
~S[.w $10(PCr 
~SL.W MFHBegin(PC,DO.L) 
~SL.w #$FFFFFFFF 
~SL.L  01.01 
~SL.L  #10,01 
~SL.L  01 
~SL.L  A1 
IASL.L  (A1) 
~SL.L  (A1)+ 
~SL.L  -(A1) 
ASL.L  $10(A1) 
ASL.L  $10(A1.DO) 
ASL.L  $1000 
ASL.L  $14000 
ASL.L $10(PC) 

~SL.L  MFHBegin(PC,OO.L) 

!ASL.L #$FFFFFFFF 

BEQ MFHBegin 76.35 
71.5 BEQ MFHBegin 
81.4 BCHG#3, 01 
BCHG#3,A1 
88.6 BCHG #3, (A1) 
89 BCHG #3. (A1)+ 
86.5 BCHG #3. -(A1) 
89.3 BCHG #3, $10(A1) 
85.5 BCHG#3, $10(A1 .00) 
87.9 BCHG #3. $1000 
87.5 BCHG #3, $14000 
BCHG #3, $10(PC) 
BCHG #3, MFHBegin(PC.OO.L) 
BCHG #3.#$FFFFFFFF 
77 BCHG ~O ,  01 
BCHG DO,A1 
87.2 BCHG ~O, (A1) 
87.2 BCHG ~O. (A1)+ 
84.6 BCHG DO. -(A1) 
89.7 BCHG ~O, $10(A1) 
85.2 BCHG DO, $10(A1,DO) 
88.1 BCHG DO. $1000 
88.6 BCHG ~O. $14000 
BCHG DO, $10(PC) 
BCHG DO, MFHBegin(PC,OO.L) 
BCHG OO.#$FFFFFFFF 
73.6 BCLR#3.01 
BCLR#3.A1 
88 BCLR #3, (A1) 
88 BCLR #3, (A  1)+ 
862 BCLR #3. -(A1) 
87.8 BCLR #3. $10(A1) 59 
bclr  imm  Ad8r 
bclr  imm  absw 
bclr  imm  absl 
bclr  imm  PC16 
bclr  imm  PC8r 
bclr  imm  imm 
bclr  Dreg  Dreg 
bclr  Dreg  Areg 
bclr  Dreg  Aind 
bclr  Dreg  Aipi 
bclr  Dreg  Apdi 
bclr  Dreg  Ad16 
bclr  Dreg  Ad8r 
bclr  Dreg  absw 
bclr  Dreg  absl 
bclr  Dreg  PC16 
bclr  Dreg  PC8r 
bclr  Dreg  imm 
bra  imm 
bset  imm  Dreg 
bset  imm  Areg 
bset  imm  Aind 
bset  imm  Aipi 
bset  imm  Apdi 
bset  imm  Ad16 
bset  imm  Ad8r 
bset  imm  absw 
bset  imm  absl 
bset  imm  PC16 
bset  imm  PC8r 
bset  imm  imm 
bset  Dreg  Dreg 
bset  Dreg  Areg 
bset  Dreg  Aind 
bset  Dreg  Aipi 
bset  Dre9  Apdi 
bset  Dreg  Ad16 
bset  Dreg  Ad8r 
bset  Dreg  absw 
bset  Dreg  absl 
bset  Dreg  PC16 
bset  Dreg  PC8r 
bset  Dreg  imm 
bsr  w  imm 
btst  imm  Dreg 
btst  imm  Areg 
btst  imm  Aind 
btst  imm  Aipi 
btst  imm  Apdi 
btst  imm  Ad16 
22 
20 
24 
-1 
-1 
-1 
12 
-1 
12 
14 
16 
18 
16 
20 
-1 
-1 
-1 
10 
24 
-1 
-1 
-1 
-1 
-1 
-1 
18 
BCLR#3, $10(A1 ,DO) 85 85  4/25 
BCLR#3, $1000  87.3  87.3  4/25 
87.5 BCLR#3, $14000 

BCLR #3, $10(PC) 

BCLR #3, MFHBegin(PC,DO.L) 

BCLR #3,#$FFFFFFFF 

87.5  4/25 
64.7 BCLRDO, 01 
BCLRDO, A1 
64.7  4/25 
BCLR DO, (A1)  85.8  85.8  4/25 
88.9 BCLR DO, (A1)+  88.9  4/25 
84.5 BCLR DO, -(A  1)  84.5  4/25 
BCLR DO, $10(A1)  88 88  4/25 
84.3 BCLR DO, $10(A1 ,DO) 84.3  4/25 
86.4 BCLR DO, $1000 86.4  4/25 
86.9 BCLR DO, $14000 

BCLR DO, $10(PC) 

BCLR DO, MFHBegin(PC,DO.L) 

BCLR DO,#$FFFFFFFF 

86.9  4/25 
82.05 BRA MFHBegin  84  5/2 
81 .95 BSET#3, D1 
BSET#3, A1 
89 
82.5  5/2 
BSET #3, (A1) 
89 BSET#3, (A1)+ 
86.5 BSET#3, -(A1) 
89.3 BSET#3, $10(A1) 
BSET#3, $10(A1 ,DO) 85.5 
88.4 BSET #3, $1000  88.9 
BSET #3, $14000 

BSET #3, $10(PC) 

BSET #3, MFHBegin(PC,DO.L) 

BSET #3,#$FFFFFFFF 

87.5 
77  BSETDO, D1 
BSET DO, A1 
BSET DO, (A1)  87.2 
87.2 BSET DO, (A1)+ 
84.6  BSET DO, -(A1) 
89.7 BSET DO, $10(A1) 
85.8 BSET DO, $10(A1 ,DO) 86.4  5/2 
88.1  BSET DO, $1000 

BSET DO, $14000 

BSET DO, $10(PC) 

BSET DO, MFHBegin(PC,DO.L) 

BSET DO,#$FFFFFFFF 

88.6 
88.7 BSR MFHBegin  88.7  5/2 
81 .5 BTST#3, D1 
BTST#3,A1 
81 .5  5/2 
88.5 BTST #3, (A  1)  88.5  5/2 
88.5 BTST #3, (A1)+ 
83.9 BTST#3, -(A1)  83.9  5/2 
89.4 BTST#3, $10(A1)  89.4  5/2 
80.1 
81,.4  bchg 
85 
85 
86 . ~ 
89.~ 
85.S 
87.S 
87.S 
no 
87.2 
87.2 
84.6 
89.7­
85.2 
88.1 
88.6 
4. 
1.4 
1.1 
1.4 
88.5 60 
btst  imm  Ad8r 
btst  imm  absw 
btst  imm  absl 
btst  imm  PC16 
btst  imm  PC8r 
btst  imm  imm 
btst  Dreg  Dreg 
btst  Dreg  Areg 
btst  Dreg  Aind 
btst  Dreg  Aipi 
btst  Dreg  Apdi 
btst  Dreg  Ad16 
btst  Dreg  Ad8r 
btst  Dreg  absw 
btst  Dreg  absl 
btst  Dreg  PC16 
btst  Dreg  PC8r 
btst  Dreg  imm 
chk  Dreg  Dreg 
chk  Areg  Dreg 
chk  Aind  Dreg 
chk  Aipi  Dreg 
chk  Apdi  Dreg 
chk  Ad16  Dreg 
chk  Ad8r  Dreg 
chk  absw  Dreg 
chk  absl  Dreg 
chk  PC16  Dreg 
chk  PC8r  Dreg 
chk  imm  Dreg 
chk 
chk 
chk 
chk 
chk 
chk 
chk 
chk 
chk 
chk 
chk 
chk 
clr  w  Dreg 
clr  w  Areg 
clr  w  Aind 
clr  w  Aipi 
clr  w  Apdi 
clr  w  Ad16 
clr  w  Ad8r 
clr  w  absw 
clr  w  absl 
clr  w  PC16 
18 
16 
20 
16 
18 
-1 
6 
-1 
8 
8 
-1 
10 
-1 
14 
1 
16 
18 
20 
18 
22 
18 
20 
14 
44 
-1 
48 
48 
50 
52 
54 
48 
4 
-1 
1 
14 
16 
18 
16 
20 
-1 
85.7 
88.9 
88.1 
74.3 
89.5 
82.3 
89.9 
84.5 
88.3 
87.7 
58.9 
70.3 
0 
0 
0 
0 
74.5 
77.1 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
90.6 
87.6 
83.6 
89.3 
85.3 
88 
87.6 
5/2 
5/2 
5/2 
5/2 
5/2 
5/2 
5/2 
5/2 
5/2 
5/2 
6n 
6n 
6n 
6n 
6n 
4/27 
4/27 
4/27 
4/27 
4/27 
4/27 
4/27 
89.4 
85.71 
89.5 
87.6 
~, 
~ 
85.7 
88.9 
88.1 
89.4 
85.7 
74.3 
89.5 
89.5 
82.3 
89.9 
84.5 
88.3 
87.7 
58.9 
70.3 
8TST #3, $10(A1,OO) 

8TST #3, $1000 

8TST #3, $14000 

8TST #3, $10(PC) 

8TST #3, MFH8egin{PC,OO.l) 

8TST #3,#$FFFFFFFF 

8TSTOO, 01 

8TSTOO,A1 

8TST 00, (A  1) 

8TST 00, (A1)+ 

8TST 00, -(A1) 

8TST 00, $10{A1) 

8TST 00, $10(A1 ,OO) 

8TST 00, $1000 

8TST 00, $14000 

8TST 00, $10{PC) 

8TST 00, MFH8egin(PC,OO.l) 

8TST OO,#$FFFFFFFF 

CHKOO,01 

CHKA1,01 

CHK (A1),01 

oCHK(A1)+, 01 
oCHK -(A1),01 
oCHK $10(A1),01 
oCHK$10(A1,OO),01 
74.5 CHK $1000,01 
77.1  CHK $14000,01 
oCHK $10(PC),D1 
oCHK MFH8egin(PC,OO.l),01 
oCHK #$FFFF,01 
oCHKOO,01 
oCHKA1 ,01 
oCHK (A  1  ),01 
oCHK (A1)+, 01 
oCHK-(A1),01 
oCHK $10(A1),01 
o CHK $1 O(A1,DO},D1 
oCHK $1000,01 
o CHK $14000,01 
oCHK $10{PC),01 
oCHK MFH8egin(PC,OO.L),01 
oCHK #$FFFFFFFF,01 
90.6 
87.6 
87.6 
83.6 
89.3 
85.3 
88 
87.6 
CLR.W 
CLRW 
CLRW 
CLR.W 
CLRW 
ClRW 
CLRW 
ClRW 
CLRW 
01 

A1 

(A1) 

(A1)+ 

-(A1) 

$10(A1) 

$10(A1 ,OO) 

$1000 

$14000 

CLR.w $10(PC) 61 
" 
elr  w  PC8r 
clr  w  imm 
clr  Dreg 
clr  Areg 
clr  Aind 
elr  Aipi 
elr  Apdi 
clr  Ad16 
clr  Ad8r 
clr  absw 
clr  absl 
clr  PC16 
clr  PC8r 
clr  imm 
cmp  w  Dreg  Dreg 
cmp  w  Areg  Dreg 
cmp  w  Aind  Dreg 
cmp  w  Aipi  Dreg 
cmp  w  Apdi  Dreg 
cmp  w  Ad16  Dreg 
cmp  w  Ad8r  Dreg 
cmp  w  absw  Dreg 
cmp  w  absl  Dreg 
cmp  w  PC16  Dreg 
cmp  w  PC8r  Dreg 
cmp  w  imm  Dreg 
cmp  Dreg  Dreg 
cmp  Areg  Dreg 
cmp  Aind  Dreg 
cmp  Aipi  Dreg 
cmp  Apdi  Dreg 
cmp  Ad16  Dreg 
cmp  Ad8r  Dreg 
cmp  absw  Dreg 
cmp  absl  Dreg 
cmp  PC16  Dreg 
cmp  Pe8r  Dreg 
cmp  imm  Dreg 
cmpa  w  Dreg  Areg 
cmpa  w  Areg  Areg 
cmpa  w  Aind  Areg 
cmpa  w  Aipi  Areg 
cmpa  w  Apdi  Areg 
cmpa  w  Ad16  Areg 
cmpa  w  Ad8r  Areg 
cmpa  w  absw  Areg 
cmpa  w  absl  Areg 
cmpa  w  PC16  Areg 
cmpa  w  PC8r  Areg 
cmpa  w  imm  Areg 
cmpa  Dreg  Areg 
18 
14 
87.1 
84.1  4/27 
86.6  4/27 
86.6  4/27 
91 .1  4/26 
91 .8  4/26 
83.8  4/26 
83.8  4/26 
85.8  4/26 
89.4  4/26 
89.4  4/26 
90  4/26 
73.7  4/26 
83.7  4/26 
80.5  4/26 
85.2  4/26 
81 .3  4/26 
84.8  4/26 
84.7  4/26 
83.7 
84.7 
69.3  4/27 
77.1  4/27 
74.4 
70.3 
84.3 
85.6 
81 .5 
75 
83.S 
85.8 
74.3 
85.5 
84,7 
87.1 
84.1 
86.6 
86.6 
91 .1 
91.1 
91 .8 
91 .8 
83.8 
83.8 
85.8 
89.4 
89.4 
83.8 
85.8 
90 
73.7 
73.7 
83.7 
83.7 
80.5 
85.2 
81 .3 
84.8 
84.7 
85.2 
81 .3 
83.7 
84.7 
84.7 
69.3 
69.3 
77.1 
74.4 
70.3 
84.3 
85.6 
70.3 
84.3 
81 .5 
75 
CLRL  D1 

CLRL  A1 

CLRL  (A1) 

CLRL  (A1)+ 

CLR.L  -(A1) 

CLRL  510(A1) 

CLR.L  $10(A1,DO) 

CLR.L  51000 

CLR.L  $14000 

CLR.L  510(PC) 

CLR.L  MFHBegin(PC,DO.L) 

CLRL #$FFFFFFFF 

CMPWDO,D1 

CMPWA1  .D1 

CMPW (A  1  ),D1 

CMP.W (A1)+, 01 

CMP.W -{A  1  ),D1 

CMPW510(A1),D1 

CMPW 510(A1,DO),D1 

CMP.W $1000,01 

CMPW $14oo0,D1 

CMP.W 510(PC),D1 

CMPW  MFHBegin(PC,OO.L),01 

CMPW  #SFFFFFFFF,D1 

CMP.LDO,01 

CMP.LA1  ,01 

CMP.L (A1),01 

CMP.L (A1)+, 01 

CMP.L -{A  1  ),01 

CMP.L $10(A1),01 

CMP.L 510(A1 ,OO),01 

CMP.L $1000,01 

CMP.L $14000,01 

CMP.L $10(PC),O 

CMP.L MFHBegin(PC,DO.L).D1 

CMP.L #$FFFFFFFF,D1 

CMPAW D1 ,A 1 

CMPAWA1 ,A1 

CMPAW (AO),A 1 

CMPAW (AO)+,A1 

CMPAW -(AO),A1 

CMPAW $1 O(AO), A 1 

CMPA.W  $10(AO,OO), A1 

CMPAW $1000, A1 

CMPA.W $140000, A1 

CMPAW $10(Pc)A1 

CMPA.W MFHBegin(PC,DO.W),A1 

CMPAW #$FFFFFFFF, A1 

CMPAL 01 .A1 
62 
cmpa  Areg  Areg  6  {~  75 CMPA.[A1;A1  ..­
cmpa  Aind  Areg  14  60.3  4/27  60.3 CMPA.L (AO).A 1 
cmpa  Aipi  Areg  14  ~  60.3  60.3 CMPAL (AO)+,A1 
cmpa  Apdi  Areg  16  80.5  4/27  80.5 CMPA.L -(AO).A  1 
cmpa  Ad16  Areg  18  66.6  4/27  66.6 CMPA.L  $10(AO), Ai 
cmpa  Ad8r  Areg  20  64.2  4/27  64.2 CMPA.L  $1 O(AO,DO), Ai 
cmpa 
cmpa 
absw 
absl 
Areg 
Areg 
18  85 .3 
85 .3 
4/27  1l1li 
4/27 
85.3 
85.3 
CMPA.L  $1000, Ai 
CMPA.L $140000, Ai 
cmpa  PC16  Areg  18  66.6  66.6 CMPA.L  $10{PC).A1 
cmpa  PC8r  Areg  20  64.2  64.2 CMPA.L  MFHBegin(PC,OO.L).A  1 
cmpa  imm  Areg  18  83 .9  4/27  83.9 CMPAL #$FFFFFFFF, A1 
cmp  w  imm  Dreg  8  93.3  4/27  93.3 CMPI.w #$FFFFFFFF, 01 
cmp  w  imm  Areg  -1  CMPI.W #$FFFFFFFF, A1 
cmp  w  imm  Aind  12  92.3  4/27  92.3 CMPI.W #$FFFFFFFF, (Ai) 
cmp  w  imm  Aipi  12  92.3  92.3 CMPI.W #$FFFFFFFF, (A1)+ 
cmp  w  imm  Apdi  14  86.5  4/27  86.5 CMPI.W #$FFFFFFFF, -(Ai) 
cmp  w  imm  Ad16  16  92.4  4/27 111  92.4 CMPI.W #$FFFFFFFF, $10(A1) 
cmp  w  imm  Ad8r  18  87.6  4/27  87.6 CMPI.W #$FFFFFFFF, $10(A1,DO) 
cmp  w  imm  absw  16  91.4  4/27  91.4 CMPI.W #$FFFFFFFF, $1000 
cmp  w  imm  absl  20  4/27  9U  91.4 CMPI.w #$FFFFFFFF, $14000 
cmp  w  imm  PC16  -1  CMPI.W #$FFFFFFFF, $10(PC) 
cmp  w  imm  PC8r  -1  CMPI.W  #$FFFFFFFF, 
MFHBegin(PC,OO) 
cmp  w  imm  imm  -1  4/27  CMPI.W  #$FFFFFFFF, 
#FFFFFFFF 
cmp  imm  Dreg  14  84.5  4/27  84.5 CMPI.L  #$FFFFFFFF, 01 
cmp  imm  Areg  -1  CMPI.L  #$FFFFFFFF, Ai 
cmp  imm  Aind  20  89.8  4/27  89.8 CMPI.L  #$FFFFFFFF, (A1) 
cmp  imm  Aipi  20  89.8  89.8 CMPI.L  #$FFFFFFFF, (A1)+ 
cmp  imm  Apdi  86.9  4/27  86.9 CMPI.L  #$FFFFFFFF, -(Ai) 
cmp  imm  Ad16  90  4/27  90 CMPI.L #$FFFFFFFF, $10(A1) 
cmp  imm  Ad8r  87  4/27  87 CMPI.L #$FFFFFFFF, $10(A1,DO) 
cmp  imm  absw  86.9  4/27  86.9 CMPI.L  #$FFFFFFFF, $1000 
cmp  imm  absl  28  88.8  4/27  88.8 CMPI.L  #$FFFFFFFF, $14000 
cmp  imm  PC16  -1  CMPI.L  #$FFFFFFFF, $1O(PC) 
cmp  imm  PC8r  -1  CMPI.L  #$FFFFFFFF 
MFHBegin(PC,OO) 
cmp  imm  imm  ·1  CMPI.L  #$FFFFFFFF, #FFFFFFFF 
cmpm  w  Aipi  Aipi  12  93.3  5/4  92.9  5/4  0.4  93.1 CMPM.w (AO)+, (AO)+ 
cmpm  Aipi  Aipi  20  90.4  5/4  90.4 CMPM.L (AO)+, (A1)+ 
dbcc  w  Dreg  imm  14  85.5  5/4  85.5 DBEQ DO,MFHBegin 
dbcc  w  Dreg  imm  77.1  5/4  77.1 OBNE OO,MFHBegin 
divs  w  Dreg  Dreg  30.4  4/24  30.4 OIVSDO,D1 
divs  w  Areg  Dreg  OIVSA1 ,D1 
divs  w  Aind  Dreg  31.4  4/24  31.4 OIVS (A1),01 
divs  w  Aipi  Dreg  31..4  31.4 OIVS (A1)+, 01 
divs  w  Apdi  Dreg  164  34.3  4/24  34.3 OIVS -(A1),01 
divs  w  Ad16  Dreg  166  35.4  4/24  35.4 OIVS $1O(A1),01 
divs  w  Ad8r  Dreg  168  35.5  4/24  35.5 OIVS $10(A1 ,OO),01 
~ 
divs  w  absw  Dreg  166  35.3  4/24  35.3 OIVS $1000,01 
divs  w  absl  Dreg  170  37.3  4/24  1111  37.3 OIVS $14000,01 
divs  w  PC16  Dreg  166  35.4  35.4 OIVS $1O(PC),01 63 
divs  w  PC8r  Dreg  35.  35.5 DIVS Mrnoegln(PC,DO.l);D1 
divs  w  imm  Dreg  162  33.9  4/24  33.9 DIVS #$FFFFFFFF,D1 
divu  w  Dreg  Dreg  140  31  4/24  31  DIVU DO,D1 
divu  w  Areg  Dreg  -1  DIVUA1,D1 
divu  w  Aind  Dreg  144  34  4/24  34  DIVU (A1),D1 
divu  w  Aipi  Dreg  144  34  DIVU (A1)+, D1 
divu  w  Apdi  Dreg  146  34.6  4/24  34.6 DIVU -(A1),D1 
divu  w  Ad16  Dreg  148  36.5  4/24  36.5 DIVU $10(A1),D1 
divu  w  Ad8r  Dreg  150  36.4  4/24  36.4 DIVU $10(A1,DO),D1 
divu  w  absw  Dreg  148  35.6  4/24  35.6 DIVU $1000,D1 
divu  w  absl  Dreg  152  37.8  4/24  37.8 DIVU $14000,D1 
divu  w  PC16  Dreg  148  36.5 DIVU $10(PC),D1 
divu  w  PC8r  Dreg  150  36.4 DIVU MFHBegin(PC,DO.l),D1 
divu  w  imm  Dreg  34.5  4/24  34.5 DIVU #$FFFFFFFF,D1 
eor  w  Dreg  Dreg  4  93.1 EORWDO, D1 
eor  w  Dreg  Areg  -1  93.2 EORWDO,A1 
eor  w  Dreg  Aind  12  94.1 EORW  ~O, (A1) 
eor  w  Dreg  Aipi  12  95.9 EORWOO, (A1)+ 
eor  w  Dreg  Apdi  14  85.  85.7 EORW DO, -(A1) 
eor  w  Dreg  Ad16  16  92.  92.9 EORWOO, $10(A1) 
eor  w  Dreg  Ad8r  18  86.  86.9 EORWOO, $10(A1,DO) 
eor  w  Dreg  absw  1  92.  92.4 EORW  ~O, $1000 
eor  w  Dreg  absl  20  91 .  91 .9 EORW  ~O ,  $14000 
eor  w  Dreg  PC16  -1  94.  94.4 EORW DO, $10(PC) 
eor  w  Dreg  PC8r  -1  87.  87.4 EORW DO, MFHBegin(PC,DO.l) 
eor  w  Dreg  imm  -1  94.  94.6 EORW OO,#$FFFFFFFF 
eor  Dreg  Dreg  67.3 EORlOO, 01 
eor  Dreg  Areg  EORl DO,A1 
eor  Dreg  Aind  90.  90.2 EORl  DO, (A1) 
eor  Dreg  Aipi  91.  91.4 EORl  DO, (A1)+ 
eor  Dreg  Apdi  89.  89.2 EORl  DO, -(A1) 
eor  Dreg  Ad16  91 .  91.6 EORl  DO, $10(A1) 
eor  Dreg  Ad8r  88.  88.6 EORl  DO, $10(A1 ,DO) 
eor  Dreg  absw  95 EORl DO,  $1000 
eor  Dreg  absl  28  91 .1 EORl  DO, $14000 
eor  Dreg  PC16  -1  EORl DO,  $10(PC) 
eor  Dreg  PCar  -1  EOR.l DO, MFHBegin(PC,DO.l) 
eor  Dreg  imm  -1  EOR.l DO,#$FFFFFFFF 
eor  w  imm  Dreg  8  93.6 EORI.W #$FFFFFFFF, D1 
eor  w  imm  Areg  -1  93.6 EORI.W #$FFFFFFFF, A1 
eor  w  imm  Aind  16  91.5 EORLW #$FFFFFFFF, (A1) 
eor  w  imm  Aipi  91 .5 EORLW #$FFFFFFFF, (A1)+ 
eor  w  imm  Apdi  87.7 EORLW #$FFFFFFFF, -(A1) 
eor  w  imm  Ad16  91 .6 EORLW #$FFFFFFFF, $10(A1) 
eor  w  imm  Ad8r  88.1 EORLW #$FFFFFFFF, $10(A1,DO) 
eor  w  imm  absw  90.8 EORLW #$FFFFFFFF, $1000 
eor  w  imm  absl  24  EORIW #$FFFFFFFF, $14000 
eor  w  imm  PC16  -1  EORLW #$FFFFFFFF, $10(PC) 
eor  w  imm  PC8r  -1  EORLW  #$FFFFFFFF 
MFHBegin(PC,OO) 
eor  w  imm  imm  -1  EORLW  #$FFFFFFFF 
#FFFFFFFF 64 
ear 
ear 
ear 
ear 
ear 
ear 
ear 
ear 
ear 
ear 
ear 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
ear  imm  imm 
earsr  w  imm 
exg 
exg 
exg 
exg 
Dreg 
Dreg 
Areg 
Areg 
Dreg 
Areg 
Dreg 
Areg 
ext 
ext 
w  Dreg 
Dreg 
illegal 
jmp 
jmp 
jmp 
jmp 
jmp 
jmp 
jmp 
jmp 
jmp 
jmp 
jmp 
jmp 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
jsr 
jsr 
jsr 
jsr 
jsr 
jsr 
jsr 
jsr 
jsr 
jsr 
jsr 
jsr 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
lea 
lea 
lea 
lea 
lea 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
16 
-1 
28 
28 
30 
32 
34 
32 
36 
-1 
-1 
-1 
20 
6 
6 
6 
-1 
-1 
8 
-1 
-1 
10 
-1 
-1 
16 
-1 
-1 
18 
-1 
-1 
-1 
4 
-1 
-1 
70.7 
75 
75.1 
75 
75 
91.3 
91 .6 
90.3 
83.5 
71 .1 
83.5 
71 .1 
95.7 
91.5 
86.8 
91 .5 
86.8 
93.1 
80.2 
80.2 
90.~ 
90.2 
89.1 
90.4, 
88.2 
90.1 
89.5 
515 
6/8 
6/8 
6/8 
6/8 
6/8 
6/8 
6/8 
6/8 
6/8  92.3 
6/8 
6/8 
irJ
5/4 
3. 
EORI.C #$FFFFFFFF; [)1 80.2 
EORLl #$FFFFFFFF, Ai 80.2 
EORl.l #$FFFFFFFF, (A1)  90.2 
90.2 EORLl #$FFFFFFFF, (A1)+ 
EORl.l  #$FFFFFFFF, -(A1)  89.1 
90.4 EORLl #$FFFFFFFF, $10(A1) 
EORI.l #$FFFFFFFF, $10(A1,oo)  88.2 
EORl.l #$FFFFFFFF, $1000  90.1 
EORl.l #$FFFFFFFF, $14000 
EORLl #$FFFFFFFF, $10(PC) 
EORI.l  #$FFFFFFFF 
MFHBegin(PC,oo) 
EORI.l #$FFFFFFFF, #FFFFFFFF 
89.5 
70.7 EORI #$1A, CCR 
75 EXG 00,01 
75.1 EXG DO,A1 
75 EXGAO,D1 

75 
EXGAO,A1 
91 .3 EXTWoo 
91 .6 EXT.loo 
ILLEGAL 
JMP  01 
JMP  A1 
90.3 JMP  (A1) 
JMP  (A1)+ 
JMP  -(A1 ) 
83.5 JMP  $10(A1) 
71 .1 JMP  $10(A1 ,oo) 
JMP  $1000 
JMP  $14000 
83.5 JMP  TEST(PC) 
71 .1 JMP TEST(PC,AO) 
JMP  #FFFFFFFF 
JSR  01 
JSR  A1 
JSR  (A1) 

JSR  (A1)+ 

JSR  -(A1) 

94 
JSR  $10(A1)  91 .5 
JSR  $10(A1 ,DO) 
JSR  $1000 
JSR  $14000 
86.8 
91 .5 JSR  TEST(PC) 
86.8 JSR  TEST(PC,AO) 
JSR  #FFFFFFFF 
LEA D1,A1 
LEAA1,A1 
93.1 LEA (AO),A1 
LEA (AO)+  ,A  1 
LEA -(AO),A 1 65 
I 
I 
lea  Ad16 
lea  Ad8r 
lea  absw 
lea  absl 
lea  PC16 
lea  PC8r 
lea  imm 
link  Areg  imm 
lsi  w  Dreg  Dreg 
lsi  w  imm  Dreg 
lsi  w  Dreg 
lsi  w  Areg 
lsi  w  Aind 
lsi  w  Aipi 
lsi  w  Apdi 
lsi  w  Ad16 
lsi  w  Ad8r 
lsi  w  absw 
lsi  w  absl 
lsi  w  PC16 
lsi  w  PC8r 
lsi  w  imm 
lsi  Dreg  Dreg 
lsi  imm  Dreg 
lsi  Dreg 
lsi  Areg 
lsi  Aind 
lsi  Aipi 
lsi  Apdi 
lsi  Ad16 
lsi  Ad8r 
lsi  absw 
lsi  absl 
lsi  PC16 
lsi  PC8r 
lsi  imm 
Isr  w  Dreg  Dreg 
Isr  w  imm  Dreg 
Isr  w  Dreg 
Isr  w  Areg 
Isr  w  Aind 
Isr  w  Aipi 
Isr  w  Apdi 
Isr  w  Ad16 
Isr  w  Ad8r 
Isr  w  absw 
Isr  w  absl 
Isr  w  PC16 
Isr  w  PC8r 
Isr  w  imm 
Isr  Dreg  Dreg 
93.S  S/4 
7S.9  S/4 
91  S/4 
12  90.6  S/4 
8  9S.1  S/4 
12 
·1 
18  94.2  6/8 
·2 
·2 
·1 
·1 
12 
1 
14 
16  91 .1  S/2 
18 
16 
20 
·1 
-1 
·1 
·2 
·1 
·1 
·1 
·1 
·1 
·1 
-1 
·1 
·1 
·1 
·1 
. j 
·2 
·2 
·1 
·1 
1 
12 
14 
16  91 .1  S/2 
18 
16 
20  ., 
·1 
·1 
·2 
93. 
88.9  asl 
88.9 
86. 
91 .1 
86.6 
89.5 
89.4 
88.9 
88.9 
86. 
93.S lEA $10(AO), A1 
7S.9 LEA  $10(AO,DO), A1 

91 
LEA  $1000, A1 
LEA  $140000, A1 90.6 
94.3 LEA  $10(PC),A1 
7S.9 LEA  MFHBegin(PC,OO.w),A1 
LEA  #$FFFFFFFF,A1 
94.2 LNKAO,·$30 
LSL.W01,01 

LSL.W#10,01 

LSL  01 

LSL  A1 

88.9 LSL.W  (A1) 
LSL.W (A1)+  88.9 
86.2 LSL.w ·(A1) 
91 .1 LSL.W  $10(A1) 
LSL.W  $10(A1,OO)  86.6 
89.S LSL.W $1000 
89.4 LSL.w $14000 

LSL.W $10(PC) 

LSL.W MFHBegin(PC,DO.L) 

LSL.W #$FFFFFFFF 

LSLL 01 ,01 

LSL,L #10,01 

LSL.L  01 

LSL.L  A1 

LSL.L  (A1) 

LSL.L  (A1)+ 

LSL.L  -(A1) 

LSLL  $10(A1) 

LSL.L  $10(A1,OO) 

LSLL  $1000 

LSL.L  $14000 

LSL.L  $10(PC) 

LSL.L  MFHBegin(PC,OO.L) 

LSL.L #$FFFFFFFF 

LSRW01  ,01 

LSRW  #1 0,01 

LSR  01 

LSR  A1 

LSRW (A1) 88.9 
LSRW(A1)+ 88.9 
86.2 LSRW-(A1) 
91 .1 LSRW $10(A1) 
866 LSRW $10(A1,00) 
89.S LSRW$1000 
89.4 LSRW $14000 

LSR.W $10(PC) 

LSR.w #$FFFFFFFF 
LSR.L 01,01 
LSRW MFHBegin(PC,OO.L) 66 
Isr  imm  Dreg 
92 
93.5 
85.7  5/9 
92.7  5/9 
87  5/9 
90  5/9 
89.7  5/9 
92.'TI 
8fi 
92.1  5/9 
94.1 
92.8 
90.5 
92 
85.2  5/9 
90.6  5/9 
86.6  5/9 
866  89.6 
88.8 
0 
Isr  Dreg 
Isr  Areg 
Isr  Aind 
Isr  Aipi 
Isr  Apdi 
Isr  Ad16 
Isr  Ad8r 
Isr  absw 
Isr  absl 
Isr  PC16 
Isr  PC8r 
Isr  imm 
move  w  Dreg  Dreg 
move  w  Areg  Dreg 
move  w  Aind  Dreg 
move  w  Aipi  Dreg 
move  w  Apdi  Dreg 
move  w  Ad16  Dreg 
move  w  Ad8r  Dreg 
move  w  absw  Dreg 
move  w  absl  Dreg 
move  w  PC16  Dreg 
move  w  PC8r  Dreg 
move  w  imm  Dreg 
move  w  Dreg  Areg 
move  w  Areg  Areg 
move  w  Aind  Areg 
move  w  Aipi  Areg 
move  w  Apdi  Areg 
move  w  Ad16  Areg 
move  w  Ad8r  Areg 
move  w  absw  Areg 
move  w  absl  Areg 
move  w  PC16  Areg 
move  w  PC8r  Areg 
move  w  imm  Areg 
move  w  Dreg  Aind 
move  w  Areg  Aind 
move  w  Aind  Aind 
move  w  Aipi  Aind 
move  w  Apdi  Aind 
move  w  Ad16  Aind 
move  w  Ad8r  Aind 
move  w  absw  Aind 
move  w  absl  Aind 
move  w  PC16  Aind 
move  w  PC8r  Aind 
move  w  imm  Aind 
move  w  Dreg  Aipi 
move  w  Areg  Aipi 
move  w  Aind  Aipi 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
4 
4 
8 
8 
10 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
8 
8 
12 
LSRL  A1 

LSRL  (A1) 

LSRL  (A1)+ 

LSRL  -(A1) 

LSRL  $10(A1) 

LSRL  $10(A1,DO) 

LSRL  $1000 

LSRL  $14000 

LSRL $10(PC) 

LSRL  MFHBegin(PC,DO.L) 

LSRL #$FFFFFFFF 

92 ·MOVE.w 01,D2 

92 
MOYE.W  A1 ,D2 
MOVE.W  (A1),D2 93.5 
93.5 MOVE.w (A  1)+  ,02 
87.85 MOVE.w  -(A1),02 
MOVE.w $10(A1),02 

87 

92.7 
MOVE.W  $10(A1,DO),02 

90 MOVE.w $1000,02 

MOVE.w $14000,02 89.7 
MOVE.w $10(PC),02 

87 

92.7 
MOVE.W  MFHBegin(PC,DO.L),02 
92.1 MOVE.w #$FFFFFFFF,02 
94.1 MOVE.w 01 ,(A2) 
92.8 MOVE.w A 1,(A2) 
90.5 MOVE.w (A1),(A2) 
92 MOVE.w (A1 )+,(A2) 
85.2 MOVE.W  -(A1),(A2) 
90.6 MOVE.w $10(A1),02 
MOVE.W  $10(A1 ,DO),(A2)  86.6 
MOVE.W  $1000,(A2)  88.1 
88.8 MOVE.w $14oo0,(A2) 
MOVE.w $10(PC),(A2)  90.6 
MOVE.w MFHBegin(PC,DO.L),(A2)  86.6 
MOVE.w #$FFFFFFFF,(A2)  91 .3 
94.1 MOVE.w 01 ,(A2)+ 
92.8  OVE.W  A1,(A2)+ 
90.5 MOVE.w (A 1  ),(A2)+ 67 
89.2 
92 [MOve.W-(A1 )+ ~(A2)+ move  w  Aipi  Aipi 
MOVE.w  -(A1),(A2)+ 
move  w  Ad16  Aipi 
85.2  move  w  Apdi  Aipi  14 
MOVE.W  $10(A1),(A2)+ 
move  w  Ad8r  Aipi 
90.6  16 
MOVE.W  $10(A1 ,oo),(A2)+  86.6  18 
86.6 MOVE.w 1000,(A2)+ 
move  w  absl  Aipi 
move  w  absw  Aipi  16 
MOVE.W  14000,(A2)+  88.8 20 
MOve.w $10(PC),(A2)+ 
move  w  PC8r  Aipi 
90.6  move  w  PC16  Aipi  16 
86.6 86.6  MOVE.w 
MFHBegin(PC,oo.L),(A2)+ 
move  w  imm  Aipi 
18 
91.3 MOVE.w #$FFFFFFFF,(A2)+ 91 .3  12 
95.7 MOve.w D1,-(A2) 
move  w  Areg  Apdi 
8  95.7  5/11 move  w  Dreg  Apdi 
94.6 MOVE.w A1,-(A2) 
move  w  Aind  Apdi 
8  93.5  5/11  95.71 
92.5 MOve.w (A1),-(A2) 
move  w  Aipi  Apdi 
12  92.5  5/11 
92.5 MOve.w (A1)+,-(A2) 92. 12 
85.9 MOVE.w  -(A1),-(A2) 
move  w  Ad16  Apdi 
14  85.9  5/11 move  w  Apdi  Apdi 
92.2 MOve.w $10(A1),-(A2) 16  92.2  5/11 
88.3 MOVE.W  $10(A1,oo),-{A2) 
move  w  absw  Apdi 
18  88.3  5/11 move  w  Ad8r  Apdi 
92.5 MOve.w $1000,-(A2) 
move  w  absl  Apdi 
16  92.5  5/11 
91 .3 MOve.W $14000,-(A2) 
move  w  PC16  Apdi 
20  91 .3  5/11 
92.2 MOVE.w $10{PC),-(A2)  92.2  16 
88.3 MOVE.W  MFHBegin(PC,oo.L), 88.3 move  w  PC8r  Apdi  18 
(A2) 
94.5 MOve.w #$FFFFFFFF,-(A2) 94.5  5/11 move  w  imm  Apdi 
MOVE.W  D1,$10(A2) 
move  w  Areg  Ad16 
93.5  93.5  5/11 move  w  Dreg  Ad16 
MOve.W  A1,$10(A2) 
move  w  Aind  Ad16 
92.9  92.3  5/11 
92.6 MOVE.w (A1),$10{A2) 
move  w  Aipi  Ad16 
92.6  5/11 
MOVE.W  (A1)+,$10(A2)  93 93.4  5/11 
MOve.w  -(A1),$10(A2) 88.8  88.8  5/11 move  w  Apdi  Ad16 
91 .5 MOVE.w $10(A1),$1Q(A2) 91 .5  5/11 move  w  Ad16  Ad16 
88.8 MOVE.w $1 O(A1,00),$1 0(A2) 
move  w  absw  Ad16 
88.8  5/11 move  w  Ad8r  Ad16 
91.1  MOVE.W $1000,$10(A2) 
move  w  absl  Ad16 
91 .1  5/11 
90.1  MOVE.w $14000,$10(A2) 90.1  5/11 
MOVE.w $10(PC),$10(A2) 91 .5  move  w  PC16  Ad16 
88.8 MOVE.w 
MFHBegin(PC,DO.L),$10{A2) 
move  w  imm  Ad16 
move  w  PC8r  Ad16 
MOVE.W #$FFFFFFFF,$10(A2)  91 .9  91 .9  5/11 
86.4 MOVE.w D1,S10{A2,D1) 
move  w  Areg  Ad8r 
86.4  5/11 move  w  Dreg  Ad8r 
85.5 MOVE.W A1 ,$10(A2,D1)  85.5  5/11 
MOVE.w (A1),S10(A2,D1) 
move  w  Aipi  Ad8r 
86.8  86.8  5/11 move  w  Aind  Ad8r 
86.8 MOve.w (A1)+,$10{A2,D1) 
move  w  Apdi  Ad8r 
86.8 
84.1  MOVE.w  -(A1),$10(A2,D1) 84.1  5/11 
87 MOVE.w $10(A1),$10(A2,D1) 
move  w  Ad8r  Ad8r 
87  5/11 move  w  Ad16  Ad8r 
84.5 ~OVE.w  $10(A1,oo),$10(A2,D1) 
move  w  absw  Ad8r 
84.5  5/11 
MOVE.w $1000,$10(A2,D1) 
move  w  absl  Ad8r 
86.3  86.3  5/11 
MOVE.w $14000,$10(A2,D1) 
move  w  PC16  Ad8r 
86.1  86.1  5/11 
MOVE.w S10(PC),S10(A2,D1) 
move  w  PC8r  Ad8r 
87 
84.5 MOVE.w 
MFHBegin{PC,DO.L),$1 0{A2,D1) 
move  w  imm  Ad8r 
24 
87 MOVE.w 
#$FFFFFFFF,$1 0(A2,D1) 
18  87  5/11 
89.9 MOVE.w 01,$1000 
move  w  Areg  absw 
89.9  5/11 move  w  Dreg  absw 
89.9 !MOVE.w A1,$1000 
move  w  Aind  absw  89.2 MOVE.w {A1),$1000 
move  w  Aipi  absw 
89.2  5/11 
89.2 MOVE.w (t\1)+,$1000 68 
move  w  Apdi  absw 
move  w  Ad16  absw 
move  w  Ad8r  absw 
move  w  absw  absw 
move  w  absl  absw 
move  w  PC16  absw 
move  w  PC8r  absw 
move  w  imm  absw 
move  w  Dreg  absl 
move  w  Areg  absl 
move  w  Aind  absl 
move  w  Aipi  absl 
move  w  Apdi  absl 
move  w  Ad16  absl 
move  w  Ad8r  absl 
move  w  absw  absl 
move  w  absl  absl 
move  w  PC16  absl 
move  w  PC8r  absl 
move  w  imm  absl 
move  w  Dreg  PC16 
move  w  Areg  PC16 
move  w  Aind  PC16 
move  w  Aipi  PC16 
move  w  Apdi  PC16 
move  w  Ad16  PC16 
move  w  Ad8r  PC16 
move  w  absw  PC16 
move  w  absl  PC16 
move  w  PC16  PC16 
move  w  PC8r  PC16 
move  w  imm  PC16 
move  w  Dreg  PC8r 
move  w  Areg  PC8r 
move  w  Aind  PCar 
move  w  Aipi  PCar 
move  w  Apdi  PC8r 
move  w  Ad16  PC8r 
move  w  Ad8r  PC8r 
move  w  absw  PC8r 
move  w  absl  PC8r 
move  w  PC16  PC8r 
move  w  PC8r  PC8r 
move  w  imm  PC8r 
18 
20 
22 
20 
24 
20 
2 
16 
2~ 
26 
20 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
85.9  5/11 
89.3  5/11 
86.7  5/11 
88.8  5/11 
88.5  5/11 
90.4  5/11 
90.2  5/11 
90  5/11 
87.3  5/11 
90.3  5/11 
87.2  5/11 
89.9 	5/11 
89  5/11 
90.2  5/11 
89.~ 
86.1 
90.2 
90 
90.3 
87 .~ 
MO'JE.  A1),$1000  85.9 
MOVE.w $10(A1),51ooo  89.3 
MOVE.w $10(A1 ,DO),$1oo0  86.7 
88.8 MOVE.w $1000,$1000 
88.5 MOVE.w $14000,$1000 
MOVE.W  $10(PC),$1000  89.3 
86.7 MOVE.w 
MFHBegin(PC,DO.L),$1ooo 
MOVE.w #$FFFFFFFF,$1ooo  90.4 
90.2 MOVE.w 01 ,$14000 
90.2 MOVE.W  A1,$14ooo 
90 MOVE.w (A1),$140oo 
90 MOVE.w (A1)+,$14ooo 
MOVE.w  -(A1),$14000  87.3 
MOVE.w $10(A1),$14000  90.3 
87.2 MOVE.w $1 O(A1,DO),514000 
89.9 MOVE.w $1000,$14000 
89 MOVE.W $14000,$14000 
MOVE.W $10(PC),$140OO 90.3 
87.2 MOVE.w 
MFHBegin(PC,DO.L),$14ooo 
MOVE.w #$FFFFFFFF,$140oo 90.2 
MOVE.W  D1 ,$10(PC) 
MOVE.W  A1 ,$10(PC) 
MOVE.W  (A1),$10(PC) 
MOVE.W  (A1)+,$10(PC) 
MOVE.W  -(A1),$10(PC) 
MOVE.w 510(A1),$10(PC) 
MOVE.w $10(A1 ,DO),$10(PC) 
MOVE.w $1ooo,$10(PC) 
MOVE.w $10oo,$10(PC) 
MOVE.W  $10(PC),$10(PC) 
MOVE.w 
MFHBegin(PC,DO.L),$10(PC) 
MOVE.W  #$FFFFFFFF,$10(PC) 
MOVE.w D1 ,MFHBegin(PC,D1.L) 
MOVE.w A 1,MFHBegin(PC,D1.L) 
MOVE.w (A  1  ),MFHBegin(PC,D1.L) 
MOVE.w 
(A1  )+,MFHBegin(PC,D1 .L) 
OVE.w 
(A1  ),MFHBegin(PC,D1.L) 
MOVE.W 
$1 O(A1  ),MFHBegin(PC,D1.L) 
MOVE.w 
$1 O (A 1  ,DO).MFHBegin(PC.D1.L) 
MOVE.w 
$1000,MFHBegin(PC,D1.L) 
MOVE.W 
$1000,MFHBegin(PC,D1 .L) 
MOVE.w 
$10(PC),MFHBegin(PC,D1 .L) 
MOVE.W 
MFHBegin(PC,DO.L),MFHBegin(PC 
,D1 .L) 
MOVE.w 
FFF  F  E 69 
move  w  Dreg  imm  -1 
move  w  Areg  imm  -1 
move  w  Aind  imm  -1 
move  w  Aipi  imm  -1 
move  w  Apdi  imm  -1 
move  w  Ad16  imm  -1 
move  w  Ad8r  imm  -1 
move  w  absw  imm  -1 
move  w  absl  imm  -1 
move  w  PC16  imm  -1 
move  w  PC8r  imm  -1 
move  w  imm  imm  -1 
4  90.7  5/11 move  Dreg  Dreg 
4  90.8  5/11  90.71 move  Areg  Dreg 
89.3  5/11 move  Aind  Dreg  1 
89.3  move  Aipi  Dreg  12 
14  85.6  5/11 move  Apdi  Dreg 
16  89.2  5/11 move  Ad16  Dreg 
18  86.8  5/11 move  Ad8r  Dreg 
16  89.5  5/11 move  absw  Dreg 
20  87.6  5/11 move  absl  Dreg 
89 .~ move  PC16  Dreg  16 
86.8  move  PC8r  Dreg 
89.8  5/11 move  imm  Dreg 
91 .6  5/11 move  Dreg  Aind 
90.6  5/11 move  Areg  Aind 
91  5/11 move  Aind  Aind 
92  5/11 move  Aipi  Aind 
87.9  5/11 move  Apdi  Aind 
89.6  5/11 move  Ad16  Aind 
89.2  5/1 1 move  Ad8r  Aind 
90.7  5/11 move  absw  Aind 
28  88.5  5/11  'Ii move  absl  Aind 
89.6  move  PC16  Aind  24 
89.2  move  PC8r  Aind  26 
20  90  5/11 move  imm  Aind 
91 .6  move  Dreg  Aipi  12 
90.6  move  Areg  Aipi  12 
91 move  Aind  Aipi  20 
92 20 move  Aipi  Aipi 
87.9  move  Apdi  Aipi 
89.6 move  Ad16  Aipi 
move  Ad8r  Aipi  89  ..  ~  ~ 
90.71 move  absw  Aipi  ~ 
88.5  move  absl  Aipi  III 
89.6  move  PC16  Aipi 
89.2  move  PC8r  Aipi 
90 move  imm  Aipi 
93  5/12 ­
move  Dreg  Apdi 
90.7 
90.75  0.1 
89.3 
89.3 
85.6 
89.2 
86.8 
89.5 
87.6 
89.2 
86.8 
89.8 
91 .6 
90.6 
91 
92 
87.9 
89.6 
89.2 
90.7 
88.5 
89.6 
89.2 
90 
91.6 
90.6 
91 
92 
87.9 
89.6 
89.2 
90.7 
88.5 
89.6 
89.2 
90 
MOVE.W  D1 ,#$FFFFFFFF 
MOVE.W  A 1,#$FFFFFFFF 
MOVEW (A1),#$FFFFFFFF 
MOVEW (A  1)+  ,#$FFFFFFFF 
MOVEW  -(A  1  ),#$FFFFFFFF 
MOVEW $10(A1),#$FFFFFFFF 
MOVEW 
$10(A1 ,DO),#$FFFFFFFF 
MOVE.W  $1ooo,#$FFFFFFFF 
MOVEW $1ooo,#$FFFFFFFF 
MOVEW $10(PC),#$FFFFFFFF 

MOVEW 

MFHBegin(PC,DO.L),#$FFFFFFFF 

MOVEW 

#$FFFFFFFF,#$FFFFFFFF 

MOVE.L  01 ,02 

MOVE.L  A1,02 

MOVE.L  (A1),02 

MOVE.L  (A1)+,D2 

MOVE.L  -(A1).02 

MOVE.L  $10(A1),02 

MOVE.L  $10(A1 ,OO),02 

MOVE.L  $1000,02 

MOVE.L  $14000,02 

MOVE.L  $10(PC),02 

MOVE.L MFHBegin(PC,DO.L),02 

MOVE.L  #$FFFFFFFF,02 

MOVE.L  01 ,(A2) 

MOVE.L  A1 ,(A2) 

MOVE.L (A1),(A2) 

MOVE.L  (A1)+,(A2) 

MOVE.L  -(A  1  ),(A2) 

MOVE.L $10(A1),D2 

MOVE.L  $1 O(A1,OO),(A2) 

MOVE.L  $1oo0.(A2) 

MOVE.L $140oo,(A2) 

MOVE.L  $10(PC),(A2) 

MOVE.L  MFHBegin(PC,DO.L),(A2) 

MOVE.L  #$FFFFFFFF,(A2) 

MOVE.L  D1 ,{A2)+ 

MOVE.L  A1,(A2)+ 

MOVE.L  (A1),(A2)+ 

MOVE.L  (A  1  )+,(A2)+ 

MOVE.L  -(A  1  ),(A2)+ 

MOVE.L  $10(A1),(A2)+ 

MOVE.L  $10(A1 ,OO),(A2)+ 

MOVE.L  1000,(A2)+ 

MOVE.L  14000.(A2)+ 

MOVE.L  $10(PC).(A2)+ 

MOVE.L 

MFH8egin(PC,OO.L),(A2)+ 

MOVE.L  #$FFFFFFFF,(A2)+ 

93 MOVE.L  01 ,-(A2) 70 
move  Areg  Apdi 
move  Aind  Apdi 
move  Aipi  Apdi 
move  Apdi  Apdi 
move  Ad16  Apdi 
move  Ad8r  Apdi 
move  absw  Apdi 
move  absl  Apdi 
move  PC16  Apdi 
move  PC8r  Apdi 
move  imm  Apdi 
move  Dreg 
move  Areg 
move  Aind 
move  Aipi 
move  Apdi  Ad16 
move  Ad16  Ad16 
move  Ad8r  Ad16 
move  absw  Ad16 
move  absl  Ad16 
move  PC16  Ad16 
move  PC8r  Ad16 
move  imm  Ad16 
move  Dreg  Ad8r 
move  Areg  Ad8r 
move  Aind  Ad8r 
move  Aipi  Ad8r 
move  Apdi  Ad8r 
move  Ad16  Ad8r 
move  Ad8r  Ad8r 
move  absw  Ad8r 
move  absl  Ad8r 
move  PC16  Ad8r 
move  PC8r  Ad8r 
move  imm  Ad8r 
move  Dreg  absw 
move  Areg  absw 
move  Aind  absw 
move  Aipi  absw 
move  Apdi  absw 
move  Ad16  absw 
move  Ad8r  absw 
move  absw  absw 
move  absl  absw 
move  PC16  absw 
move  PC8r  absw 
move  imm  absw 
move  Dreg  absl 
move  Areg  absl 
move  Aind  absl 
93.2 
90 
91 .3 
89.8 
90.6 
89 
90.5 
91 .8 
91 .4 
90.4 
90.6 
90.9 
91 .7 
89.1 
90.6 
90.8 
88.6 
91 .8 
89.3 
88.5 
88 
89.9 
879 
88.7 
88.5 
90.3 
87.7 
89.7 
86.8 
89.6 
88 
89.9 
89.4 
5/12 
5/12 
5/12 
5/12 
5/12 
5/12 
5/12 
5/12 
5/12 
5/12 
5/12 
5/12 
5/12 
5/1 
5/1 
5/1 
5/1 
0  .C A  ,-A2) 93 
MOVE.L  (Al),-(A2)  93.2 
MOVE.L  (Al)+,-(A2) 
90 MOVE.L  -(Al),-(A2) 
93.2 
91 .3 MOVE.L  $10(A1),-(A2) 
MOVE.L  $10(A1 ,DO),-(A2)  89.8 
MOVE.L  $loo0,-(A2) 

89 

90.6 
MOVE.L  $140oo,-(A2) 
MOVE.L  $10(PC),-(A2)  91 .3 
MOVE.L  MFHBegin(PC,DO.L),-(A2) 
88.5 MOVE.L  01 ,$1000 
88.5 MOVE.L  Al  ,$1000 
90.3 MOVE.L (Al),$10oo 
90.3 MOVE.L  (Al)+,$10oo 
87.7 MOVE.L  -(A1),$10oo 
89.7 MOVE.L  $10(Al),$1000 
86.8 MOVE.L  $10(A1 .DO),$10oo 
89.6  OVE.L  $1000,$1000 
88 MOVE.L  $14000,$1000 
89.7 MOVE.L  $10(PC),$1OO0 
86.8 MOVE.L 
MFHBegln(PC,DO.L),$10oo 
89.8 
90.5 MOVE.L  #$FFFFFFFF,-(A2) 
MOVE.L  D1 ,$10(A2)  91 .8 
MOVE.L Al  ,$10(A2)  91 .8 
MOVE.L  (A1),$10(A2)  91.4 
91.4 MOVE.L  (Al)+,$10(A2) 
90.4 MOVE.L  -(Al),$10(A2) 
MOVE.L  $10(Al),$10(A2)  90.6 
MOVE.L  $10(A1 ,DO),$10(A2)  90.9 
MOVE.L  $loo0,$10(A2)  91 .7 
MOVE.L  $140oo,$10(A2)  89.1 
90.6 MOVE.L  $10(F:C),$10(A2) 

90.9 
MOVE.L 

MFHBegin(PC,DO.L),$10(A2) 

MOVE.L  #$FFFFFFFF,$10(A2)  90.6 
MOVE.L  Dl,$10(A2,D1)  90.8 
89.7 MOVE.L  A1 ,$10(A2,D1) 
MOVE.L  (A1),$10(A2,D1)  91 .8 
MOVE.L  (Al)+,$10(A2,D1)  91 .8 
MOVE.  L  -(A  1  ),$1 0(A2,D1)  89.3 
MOVE.L  $10(A1),$10(A2,D1) 
88 
88.5 
MOVE.L  $10(Al,DO),$10(A2,D1) 
MOVE.L  $1000,$10(A2,Dl) 89.9 
MOVE.L  $14000,$10(A2,D1) 

88 

87.9 
MOVE.L  $10(PC),$10(A2,D1) 

30 
MOVE.L 
MFHBegin(PC,DO.L),$10(A2,D1) 
88.7 MOVE.L  #$FFFFFFFF,$10(A2,D1) 
89.9 MOVE.L  #$FFFFFFFF,$l000 
88.4 MOVE.L  01 ,$14000 
88.4 MOVE.L A1 ,$14000 
89.4 MOVE.L  (A  1 ,$4000 71 
move  Aipi  absl 
move  Apdi  absl 
move  Ad16  absl 
move  Ad8r  absl 
move  absw  absl 
move  absl  absl 
move  PC16  absl 
move  PC8r  absl 
move  imm  absl 
move  Dreg  PC16 
move  Areg  PC16 
move  Aind  PC16 
move  Aipi  PC16 
move  Apdi  PC16 
move  Ad16  PC16 
move  Ad8r  PC16 
move  absw  PC16 
move  absl  PC16 
move  PC16  PC16 
move  PC8r  PC16 
move  imm  PC16 
move  Dreg  PC8r 
move  Areg  PC8r 
move  Aind  PC8r 
move  Aipi  PC8r 
move  Apdi  PC8r 
move  Ad16  PC8r 
move  Ad8r  PC8r 
move  absw  PC8r 
move  absl  PC8r 
move  PC16  PC8r 
move  PC8r  PC8r 
move  imm  Pe8r 
move  Dreg  imm 
move  Areg  imm 
move  Aind  imm 
move  Aipi  imm 
move  Apdi  imm 
move  Ad16  imm 
move  Ad8r  imm 
move  absw  imm 
move  absl  imm 
move  PC16  imm 
move  PC8r  imm 
move  imm  imm 
28 
34 
28 
·1 
-1 
-1 
·1 
-1 
-1 
-1 
-1 
·1 
-1 
-1 
·1 
87.2  87.2 
88.9  88.9  5/12 
86.6  86.6  5/12 
89.2 89.2  5/12 
87.3  87.3  5/12 
88.9 
866 
89.5  89.5  5/1 
+.  4000 
MOVE.L  -(A1),$14ooo 
MOVE.L $10(A1).$14000 
MOVE.L  $1 O(A1,00),$14000 
MOVE.I.:  $1000,$14000 
MOVE.L  $14000.$14000 
MOVE.L $10(PC).$14000 
MOVE.L 
MFHBegin(PC.DO.L).$14000 
MOVE.L  #$FFFFFFFF,$14ooo 
MOVE.I.!  D1,$10(PC) 

MOVE.L A1,$10(PC) 

MOVE.L  (A1),$10(PC) 

MOVE.L  (A1)+,$10(PC) 

MOVE.L  -(A1).$10(PC) 

MOVE.L  $10(A1)!,$10(PC) 

MOVE.L  S10(A1,DO),$10(PC) 

MOVE.L  1000,$10(PC) 

MOVE.L  14000,$10(PC) 

MOVE.L  $10(PC),$10(PC) 

MOVE.L 

MFHBegin(PC,DO.L),$10(PC) 

MOVE.L  #$FFFFFFFF,$10(PC) 

MOVE.L  D1,MFHBegin(PC.D1.L) 

MOVE.L  A  1,MFHBegin(PC,D1.L) 

MOVE.L  (A  1  ),MFHBegin(PC,D1.L) 

MOVE.L 

(A  1)+  ,MFHBegin(PC,D1.L) 

MOVE.L 

(A1  ),MFHBegin(PC,p1.L) 

MOVE.L 

$1 O(A1  ),MFHBegin(PC,D1.L)  . 

MOVE.L 

$1 O(A1,DO),MFHBegin(PC,D1.L) 

MOVE.L  1ooo,MFI:lBegin(PC.D1.L) 

MOVE.L 

14oo0,MFHBegin(PCLD1 .L) 

MOVE.L 

$10(PC).MFHB~gin(P-C,D1.L) 
MOVE.L 
MFHBegin(PC,DO.L),MFHBegin(PC 
,D1.L) 
MOVE.L 
#$FFFFFFFF  ,MFHBegin(PC,D1.L) 
MOVE.L  D1,#$FFFFFFFF 
MOVE.L A1,#$FFFFFFFF 
MOVE.L  (A1),#$FFFFFFFF 
MOVE.L  (A1)+,#$FFFFFFFF 
MOVE.L  -(A  1),#$FFFFFFFF 
MOVE.L  $10(A1),#$FFFFFFFF 
OVE.L  $10(A1,DO).#$FFFFFFFF 
MOVE.L  $1oo0,#$FFFFFFFF 
OVE.L  $140oo.#SFFFFFFFF 
MOVE.L  $10(PC).#$FFFFFFFF 
OVE.L 
FHBegin(PC,DO.L ,#$FFFFFFFF 
MOVE.L 72 
'" 
 a 
"
mv2sr  w  Dreg 
mv2sr  w  Areg 
mv2sr  w  Aind 
mv2sr  w  Aipi 
mv2sr  w  Apdi 
mv2sr  w  Ad16 
mv2sr  w  Ad8r 
mv2sr  w  absw 
mv2sr  w  absl 
mv2sr  w  PC16 
mv2sr  w  PC8r 
mv2sr  w  imm 
mvsr2  w  Dreg 
mvsr2  w  Areg 
mvsr2  w  Aind 
mvsr2  w  Aipi 
mvsr2  w  Apdi 
mvsr2  w  Ad16 
mvsr2  w  Ad8r 
mvsr2  w  absw 
mvsr2  w  absl 
mvsr2  w  PC16 
mvsr2  w  PC8r 
mvsr2  w  imm 
movea  w  Dreg  Areg 
movea  w  Areg  Areg 
movea  w  Aind  Areg 
movea  w  Aipi  Areg 
movea  w  Apdi  Areg 
movea  w  Ad16  Areg 
movea  w  Ad8r  Areg 
movea  w  absw  Areg 
movea  w  absl  Areg 
movea  w  PC16  Areg 
movea  w  PC8r  Areg 
movea  w  imm  Areg 
movea  Dreg  Areg 
movea  Areg  Areg 
movea  Aind  Areg 
movea  Aipi  Areg 
movea  Apdi  Areg 
movea  Ad16  Areg 
movea  Ad8r  Areg 
movea  absw  Areg 
movea  absl  Areg 
movea  PC16  Areg 
movea  PC8r  Areg 
movea  imm  Areg 
mvmle  w  imm  Dreg 
mvmle  w  imm  Areg 
-1 
16 
16 
18 
20 
22 
2Q 
24 
20 
16 
18 
16 
20 
4 
8 
8 
10 
12 
14 
12 
15 
1 
14 
8 
4 
4 
12 
12 
14 
16 
-1 
74.9 
80.2 
80 
82.1 
84.1 
80.5 
83.1 
84.1 
81 
75.7 
91 .2 
92.8 
59.3 
92.5 
87.8 
91 .9 
91.4 
93.7 
93.8 
94 
94.5 
85.4 
92.8 
88.3 
93.4 
93.6 
95.1 
95.6 
94.7 
92 
88.4 
91.9 
87.2 
92.7 
92 
93.7 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9 
6/9  0.3 
2.5 
#$FFFFFFF.  FFFFFFF 
74.9 MOVE  D1.CCR 
MOVE  A1.CCR 
MOVE  (A1),CCR 

80 

80.2 
MOVE  (A1)+,CCR 
82.1  MOVE  -(A1).CCR 
MOVE  $10(A1).CCR  84.1 
80.5 MOVE  $10(A1,DO).CCR 
83.1  MOVE  $1000.CCR 
84.1 MOVE  $14000.CCR 
84.1  MOVE  $10(PC).CCR 
80.5 MOVE  MFHBegin(PC,OO.L),CCR 
81  MOVE  #$FFFFFFFF,CCR 
75.7 MOVE  SR.D1 
MOVE  SR,A1 
91 .2 MOVE  SR.(A 1) 
MOVE  SR,(A1)+  92.8 
59.3 MOVE SR, -(A1) 
MOVE SR, $10(A1)  92.5 
MOVE SR. $10(A1 ,DO) 87.8 
91 .9 MOVE SR, $1000 

MOVE SR, $14000 

MOVE SR. $10(PC) 

MOVE SR, MFHBegin(PC,OO.L) 

MOVE SR, #SFFFFFFFF 

91.4 
93.55 MOVEAW D1,A  1 
93.8 MOVEAW  AO,A1 

94 
MOVEAW (AO),A 1 
94.5 MOVEAW (AO)+.A  1 
MOVEAW -(AO),A 1  85.4 
92.8 MOVEAW $10(AO), A1 
MOVEAW $10(AO,DO), A1 88.3 
93.4 MOVEAW $1000. A1 
93.6 MOVEAW $140000, A1 
93.95 MOVEA.W TEST(PC).A1 
88.3 MOVEAW $10(PC.OOW).A1 
95.6 MOVEAW #$FFFFFFFF, A1 
94.7 MOVEAL D1 ,A1 
94.7 MOVEA.LA1 ,A1 

92 
MOVEA.L (AO),A1 

92 
MOVEAL (A1)+,A1 
88.4 MOVEAL -(AO),A 1 
MOVEA.L  $10(AO). A1 91 .9 
MOVEAL $10(AO,DO). A1 87.2 
92.7 MOVEA.L  $1000, A1 

92 
MOVEA.L  $140000, A1 
MOVEAL $10(PC),A1 91 .9 
87.2 MOVEA.L  $10(PC,DOW),D1 
93.7 MOVEA.L  #$FFFFFFFF. A1 
84.1 
80.5 
93.4 
92.8 
88.3 
94.71 
92 
a 
91 .9 
87.2 
~ III 
~ mvmle  w  imm  Aind 
mvmle  w  imm  Aipi 
mvmle  w  imm  Apdi 
mvmle  w  imm  Ad16 
mvmle  w  imm  Ad8r 
mvmle  w  imm  absw 
mvmle  w  imm  absl 
mvmle  w  imm  PC16 
mvmle  w  imm  PC8r 
mvmle  w  imm  imm 
mvmle  imm  Dreg 
mvmle  imm  Areg 
mvmle  imm  Aind 
mvmle  imm  Aipi 
mvmle  imm  Apdi 
mvmle  imm  Ad16 
mvmle  imm  Ad8r 
mvmle  imm  absw 
mvmle  imm  absl 
mvmle  imm  PC16 
mvmle  imm  PC8r 
mvmle  imm  imm 
mvmel  w  Dreg 
mvmel  w  Areg 
mvmel  w  Aind 
mvmel  w  Aipi 
mvmel  w  Apdi 
mvmel  w  Ad16 
mvmel  w  Ad8r 
mvmel  w  absw 
mvmel  w  absl 
mvmel  w  PC16 
mvmel  w  PC8r 
mvmel  w  imm 
mvmel  Dreg 
mvmel  Areg 
mvmel  Aind 
mvmel  Aipi 
mvmel  Apdi 
mvmel  Ad16 
mvmel  Ad8r 
mvmel  absw 
mvmel  absl 
mvmel  PC16 
mvmel  PC8r 
mvmel  imm 
mvprm  w  Dreg  Ad16 
mvpmr  w  Ad16  Dreg 
mvprm  Dreg  Ad16 
mvpmr  Ad16  Dreg 
moveq  imm  Dreg 
-1 
-1 
-1 
91 .6  6/9 
91 .3  6/9 
86  6/9 
86  6/9 
-1 
-1 
-2 
-2 
-1 
-1 
-1 
-1 
-1 
-1 
-2 
-2 
-2 
-2 
-2 
-2 
-1 
16 
16 
2 
24 
4 
73 
Ii 
MOVEM.w 03-051 A 1, -(A7) 
movem.l aO/a1 ,$2000 
movem.l  $2000,aO/a1 
91 .6 MOVEP.W 01,$10(A1) 
91 .3 MOVEP.W $10(A1),01 
86 MOVEP.L 01 ,$10(A1) 
86 MOVEP.L $10(A1),01 
MOVEO #$55,00 74 
muls  w  Dreg  Dreg  37  4/24  37 MULS  01,02 
muls  w  Areg  Dreg  MULS  A1 ,D2 
muls  w  Aind  Dreg  36.7  4/24  37.45 MULS  (A1),D2 
muls  w  Aipi  Dreg  41 .15 MULS  (A1)+,D2 
muls  w  Apdi  Dreg  40.8  4/24  40.8 MULS  -(A1),D2 
muls  w  Ad16  Dreg  42.5  4/24  42.5 MULS  $10(A1),D2 
muls  w  Ad8r  Dreg  42.4  4/24  42.4 MULS  $10(A1,DO),D2 
muls  w  absw  Dreg  45.2  4/24  45.2 MULS  $1000,02 
muls  w  absl  Dreg  53.4  4/24  53.4 MULS  $14000,02 
muls  w  PC16  Dreg  42.S  42.5 MULS  $10(PC),D2 
muls  w  PC8r  Dreg  42.4  42.4 MULS  MFHBegin(PC,DO.L),D2 
muls  w  imm  Dreg  74  43.4  4/24  43.4 MULS  #$FFFFFFFF,D2 
mulu  w  Dreg  Dreg  70  37  4/24  3~  0.0  37  MULU  01,02 
mulu  w  Areg  Dreg  -1  MULU  A1,D2 
mulu  w  Aind  Dreg  74  36.7 MULU  (A1),D2 
mulu  w  Aipi  Dreg  74  36.7 MULU  (A1)+,D2 
mulu  w  Apdi  Dreg  76  41 .5  4/24  U  41 .15 MULU  -(A1),D2 
mulu  w  Ad16  Dreg  78  42.5 MULU  $10(A1),D2 
mulu  w  Ad8r  Dreg  80  42.4 MULU  $10(A1 ,DO),D2 
mulu  w  absw  Dreg  78  45.  45.2 MULU  $1000,02 
mulu  w  absl  Dreg  8  53.  53.4 MULU  14000,D2 
mulu  w  PC16  Dreg  78  44.8  43.1  43.95 MULU  $10(PC),D2 
mulu  w  PC8r  Dreg  80  42.4  42.4 MULU  MFHBegin(PC,DO.L),D2 
mulu  w  imm  Dreg  74  43.4  43.4 MULU  #$FFFFFFFF,D2 
nbed  Dreg  6  76.4  4/28  76.4 NBCD  D1 
nbed  Areg  -1  NBCD  A1 
nbed  Aind  12  88.6  4/28  88.6 NBCD  (A1) 
nbed  Aipi  1  88.  88.6 NBCD  (A1)+ 
nbed  Apdi  14  85.7  4/28  85.7 NBCD  -(A1) 
nbed  Ad16  16  89.7  4/28  89.7 NBCD  $10(A1) 
nbed  Ad8r  18  85.9  4/28  85.9 NBCD  $10(A1,DO) 
nbed  absw  16  89.6  4/28  89.6 NBCD  $1000 
nbed  absl  20  89.2  4/28  89.2 NBCD  $14000 
nbed  PC16  -1  NBCD  $10(PC) 
nbed  PC8r  NBCD  MFHBegin(PC,DO) 
nbed  imm  NBCD #$FFFFFFFF 
neg  w  Dreg  90.4  4/27  90.4 NEGW  D1 
neg  w  Areg  NEGW  A1 
neg  w  Aind  88.1  4/27  88.1  NEGW  (A1) 
neg  w  Aipi  88.1  88.1  NEGW  (A1)+ 
neg  w  Apdi  14  85.3  4/27  85.3 NEGW  -(A1)  ~ 
neg  w  Ad16  16  91.6  4/27  91 .6 NEG.W  $10(A1) 
neg  w  Ad8r  18  87.1  4/27  87.1  NEGW  $10(A1 ,DO) 
neg  w  absw  16  88.4  4/27  88.4 NEGW  $1000 
neg  w  absl  20  88.3 NEGW  $14000 
neg  w  PC16  -1  NEG.W  $10(PC) 
neg  w  PC8r  -1  NEGW  MFHBegin(PC,DO) 
neg  w  imm  -1  NEGW  #$FFFFFFFF 
neg  Dreg  6  74.1  74.1 NEG.L  01 
neg  Areg  -1  NEG.L  A1 
neg  Aind  20  88.1  88.1 'NEG.L  (A1) 75 
<  I,' 
EG.L  (A1)+ 
NEG.L  -(A1) 
NEG.L  $10(A1) 
NEG.L  $10(A1,00) 
NEG.L  $1000 
NEG.L  $14000 
NEG.L  $10(PC) 
NEG.L  MFHBegin(PC.DO) 
90.4 NOT.w  01 not  w  Dreg  4 
NOT.w  A1 -1 not  w  Areg 
88.1  NOT.W  (A1) 12 not  w  Aind 
NOT.w  (A1)+ 12 not  w  Aipi 
85.15 NOT.w  ·(A1) 14 not  w  Apdi 
NOT.w  $10(A1) 91.6 not  w  Ad16  16 
NOT.W  $10(A1 .00) 87.1 18 not  w  Ad8r 
88.4 NOT.w  $1000 16 not  w  absw 
NOT.w  $14000 88.3  not  w  absl  20 
NOT.w not  w  PC16  -1 
NOT.w not  w  PC8r 
OT.w not  w  imm 
01 not  Dreg 
A1 not  Areg 
(A1) not  Aind 
(A1)+ 
$10(PC) 
MFHBegin(PC.OO) 
#$FFFFFFFF 
not  Aipi 
·(A1) not  Apdi 
NEG.L #$FFFFFFFF 
NEGX.w  01 
NEGX.w  A1 
NEGX.W  (A1) 
NEGX.W  (A1)+ 
neg  Aipi 
neg  Apdi 
neg  Ad16 
neg  Ad8r 
neg  absw 
neg  absl 
neg  PC16 
neg  PC8r 
neg  imm 
negx  w  Dreg 
negx  w  Areg 
negx  w  Aind 
negx  w  Aipi 
22 
24 
26 
24 
28 
-1 
-1 
-1 
4 
-1 
12 
12 
87.1  4/27 
89.5  4/27 
86.3  4/27 
89  4/27 
87  4/27 
90.2  4/27 
neg 
88.1 
88.1 
87.1 
89.5 
86.3 
89 
87 
90.3 
88.1 
85.3 NEGX.w  ·(A1) 85.3 negx  w  Apdi  14 
NEGX.w  $10(A1) 91 .6  91.6 negx  w  Ad16  16 
87.1 NEGX.w  $10(A1,00) 87.1 18 negx  w  Ad8r 
88.4 NEGX.w  $1000 88.4 absw  16 negx  w 
negx  w  absl  88.3 NEGX.w 
negx  w  PC16 
88.3 20 
NEGX.W 
negx  w  PC8r 
-1 
NEGX.w 
negx  w  imm 
-1 
NEGX.w -1 
74.1  NEGX.L 
negx  Areg 
74.1 negx  Dreg  6 
NEGX.L 
negx  Aind 
-1 
88.1 NEGX.L 
negx  Aipi 
20 
NEGX.L 
negx  Apdi 
20 
87.1 NEGX.L 
negx  Ad16  89.5 NEGX.L 
negx  Ad8r 
24 
86.2 NEGX.L 
negx  absw 
86.1  4/27 26 
89  NEGX.L 
negx  absl 
24 
87 NEGX.L 
negx  PC16 
28 
NEGX.L 
negx  PC8r 
-1 
NEGX.L 
negx  imm 
-1 
NEGX.L -1 
90.55 NOP nap  4 
$14000 

$10(PC) 

MFHBegin{PC,DO) 

#$FFFFFFFF 

01 

A1 
(A1) 
(A1)+ 
·(A1) 
$10(A1) 
$10(A1 ,00) 
$1000 
$14000 
$10(PC) 
MFHBegin{PC.DO) 
#$FFFFFFFF · 
76 
not  Ad16 
not  Ad8r 
not  absw 
not  absl 
not  PC16 
not  PC8r 
not  imm 
or  w  Dreg  Dreg 
or  w  Areg  Dreg 
or  w  Aind  Dreg 
or  w  Aipi  Dreg 
or  w  Apdi  Dreg 
or  w  Ad16  Dreg 
or  w  Ad8r  Dreg 
or  w  absw  Dreg 
or  w  absl  Dreg 
or  w  PC16  Dreg 
or  w  PC8r  Dreg 
or  w  imm  Dreg 
or  w  Dreg  Dreg 
or  w  Dreg  Areg 
or  w  Dreg  Aind 
or  w  Dreg  Aipi 
or  w  Dreg  Apdi 
or  w  Dreg  Ad16 
or  w  Dreg  Ad8r 
or  w  Dreg  absw 
or  w  Dreg  absl 
or  w  Dreg  PC16 
or  w  Dreg  PC8r 
or  w  Dreg  imm 
or  Dreg  Dreg 
or  Areg  Dreg 
or  Aind  Dreg 
or  Aipi  Dreg 
or  Apdi  Dreg 
or  Ad16  Dreg 
or  Ad8r  Dreg 
or  absw  Dreg 
or  absl  Dreg 
or  PC16  Dreg 
or  PC8r  Dreg 
or  imm  Dreg 
or  Dreg  Dreg 
or  Dreg  Areg 
or  Dreg  Aind 
or  Dreg  Aipi 
or  Dreg  Apdi 
or  Dreg  Ad 16 
or  Dreg  Ad8r 
or  Dreg  absw 
or  Dreg  absl 
-1 
-1 
-1 
4 
-1 
8 
8 
16 
18 
20 
6 
-1 
16 
16 
18 
, 
I;' 
.,"  " 
83.7 
94.4 
87.4 
91.6  94.6 
add 
add 
add 
add 
add 
add 
add 
add 
88.9 
89.5 NOT.  10Al 
86.15 NOT.L  $10(A1,00) 
89 NOT.L  $1000 
87 NOT.L  $14000 
NOT.L  $10(PC) 
NOT.L  MFHBegin(PC,DO) 
NOT.L  #$FFFFFFFF 
93.1 ORW 01 ,02 
93.2 OR.w A1 ,02 
94.1 ORW (A1),02 
95.9 OR.W  (A1)+,02 
84.7 ORW  -(A1),D2 
92.9 ORW $10(Al),02 
86.9 ORW $10(Al,00),02 
92.4 OR,W  1000A1 ,D2 
91 .9 ORW 14000,02 
94.4 ORW $10(PC),02 
87.4 ORW MFHBegin(PC,DO.L),D2 
93.1 ORW #$FFFFFFFF,D2 
93.1 ORWDO, 01 
69.1 ORWOO, A1 
91.8 ORW DO, (Al) 
94.3 ORW  ~O , (Al)+ 
89 ORWOO, -(Al) 
94.7 OR~ DO, $10(Al) 
90.1 ORWDO, $10(Al ,DO) 
93.45 ORW  ~O ,  $1000 
90 ORW DO, $14000 
ORW DO, $10(PC) 
ORW  ~O ,  MFHBegin(PC,DO.L) 
ORW DO,#$FFFFFFFF 
67.3 ORL 01 ,02 
67.7 ORL Al  ,D2 
85.9 ORL (Al),02 
86.9 ORL (Al)+,02 
82  ORL  -(Al),D2 
87.2 ORL $10(Al),D2 
81 .8 ORL  $1 O(A1,00),02 
86.3 ORL 1000Al ,D2 
79 ORL 14000,02 
88 ORL $10(PC),D2 
81 .6 ORL MFHBegin(PC,DO.L),D2 
81 .7 ORL #$FFFFFFFF,D2 
67.3 ORLDO,Ol 
ORLDO, A1 
90.2 ORL.DO,  ~A1) 
91.4 ORL DO, (A1)+ 
89.2 ORL DO, -(Al) 
9025 ORL DO, $10 (A~) 
88.6 ORL DO, $10(A1 ,DO) 
95 ORL DO, $1000 
91 .1 ORL ~O ,  $14000 or 
or 
or 
Dreg 
Dreg 
Dreg 
PC16 
PC8r 
imm 
or 
or 
or 
or 
or 
or 
or 
or 
or 
or 
or 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
or  w  imm  imm 
or 
or 
or 
or 
or 
or 
or 
or 
or 
or 
or 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
imm 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
or  imm  imm 
orsr  w  imm 
pea 
pea 
pea 
pea 
pea 
pea 
pea 
pea 
pea 
pea 
pea 
pea 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
reset 
ror 
ror 
ror 
ror 
ror 
ror 
ror 
ror 
w 
w 
w 
w 
w 
w 
w 
w 
Dreg 
imm 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Dreg 
Dreg 
-1 
·1 
8 
·1 
20 
24 
·1 
·1 
-1 
16 
-1 
36 
·1 
·1 
·1 
20 
·1 
-1 
1 
-1 
·1 
16 
20 
70.3  5/5 
92.5  6/9 
93  6/9 
83.1  6/9 
90.4  6/9 
90.5  6/9 
4/2 
3/23 
93.E 
93.6 
91.5 
91.5 
87.7 
91.6 
88.1 
90.8 
80.2 
80.2 
90.2 
90.2 
89.1 
90.4 
88.2 
90.1 
89.~ 
88.5  asl 
88.S 
86.2 
91.1 
OR.t: CO, $lO(PC 
OR.L CO, MFHBegin(PC,co.L) 
OR.L co,#$FFFFFFFF 
93.6 ORI.W #$FFFFFFFF, 01 
93.6 ORI.W #$FFFFFFFF,Al 
91 .5 ORl.W #$FFFFFFFF, (Ai) 
91 .5 ORI.W #$FFFFFFFF, (Al)+ 
87.7 ORI.W #$FFFFFFFF, -(Ai) 
91 .6 ORI.W #$FFFFFFFF, $lO(Al) 
88.1 ORI.W #$FFFFFFFF, $lO(A1,OO) 
90.8 ORl.w #$FFFFFFFF, $1000 
ORI.W #$FFFFFFFF, $14000 
ORI.W #$FFFFFFFF, $10(PC) 
ORI,W  #$FFFFFFFF 
MFHBegin(PC,OO) 
ORI.W #$FFFFFFFF, #FFFFFFFF 
80.2 ORI.L  #$FFFFFFFF, 01 
80.2 ORl.L #$FFFFFFFF, A 1 
90.2 ORI.L  #$FFFFFFFF, (Ai) 
90.2 ORl.L  #$FFFFFFFF, (Al)+ 
89.1  ORI.L #$FFFFFFFF, -(Ai) 
90.4 ORI.L  #$FFFFFFFF, $1O(A1) 
88.2 ORl.L #$FFFFFFFF, $10(A1 ,co) 
90.1 ORI.L  #$FFFFFFFF, $1000 
89.5 ORI.L  #$FFFFFFFF, $14000 
ORl.L  #$FFFFFFFF, $10(PC) 
ORI.L  #$FFFFFFFF 
MFHBegin(PC,co) 
ORI.L #$FFFFFFFF, #FFFFFFFF 
70.3 ORI #$FF,CCR 
PEA  01 
PEA  Ai 
92.5 PEA  (Ai) 
PEA  (A1)+ 
PEA  -(Ai) 
93 PEA  $10(A1) 
83.1 PEA  $10(A1,DO) 
90.4 PEA  $1002 
90.5 PEA  $14000 
PEA  $10(PC) 
PEA  MFHBegin(PC,co) 
PEA #$FFFFFFFF 
RESET 
ROR.W01 ,01 
ROR.W#10,01 
ROR  01 
ROR  A1 
88.9 ROR.W (A1) 
88.9 ROR.W(A1)+ 
86.2 ROR.W-(Al) 
91 .1 ROR.W  $10(Al) 
77 78 
rer  w  Ad8r 
rer  w  absw 
rer  w  absl 
rer  w  PC16 
rer  w  PC8r 
rer  w  imm 
rer  Dreg 
rer  imm 
rer  Dreg 
rer  Areg 
rer  Aind 
rer  Aipi 
rer  Apdi 
rer  Ad16 
rer  Ad8r 
rer  absw 
rer  absl 
rer  PC16 
rer  PC8r 
rer  imm 
rei  w  Dreg 
rei  w  imm 
rei  w  Dreg 
rei  w  Areg 
rei  w  Aind 
rei  w  Aipi 
rei  w  Apdi 
rei  w  Ad16 
rei  w  Ad8r 
rei  w  absw 
rei  w  absl 
rei  w  PC16 
rei  w  PC8r 
rei  w  imm 
rei  Dreg 
rei  imm 
rol  Dreg 
rei  Areg 
rol  Aind 
rol  Aipi 
rei  Apdi 
rei  Ad16 
rei  Ad8r 
rei  absw 
rol  absl 
rei  PC16 
rei  PC8r 
rei  imm 
rexr  w  Dreg 
rexr  w  imm 
rexr  w  Dreg 
rexr  w  Areg 
86:6 
16  89.~ 
20  89.4  5/2  89.4 
-1 
-1 
-1 
Dreg 
Dreg 
-1 
·1 
-1 
-1 
-1 
-1 
-1 
·1 
-1 

·1 

·1 

·1 

Dreg 
Dreg 
88.~  asl 
88 . ~ 
86 . ~ 
91.1 
86.E 
89.f 
89A  O. 89.4  5/2 
II 
Dreg 
Dreg 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
-1 
·1 
-1 
-1 
Dreg  -2 
Dreg 
86.6  OR  1 
89.5 RORW$1000 
89.4 RORW $14000 
RORW $10(PC) 
RORW MFHBegin(PC,OO.L) 
ROR.W #$FFFFFFFF 
RORL01,01 
ROR,L #1 0,01 
RORL  01 
RORL  Ai 
RORL  (Ai) 
RORL  (A1)+ 
RORL  -(Ai) 
RORL  $10(A1) 
RORL  $10(A1,00) 
RORL  $1000 
RORL  $14000 
RORL $10(PC) 
ROR.L  MFHBegin(PC,OO.L) 
RORL #$FFFFFFFF 
RORWOi,01 
RORW#10,01 
ROR  01 
ROR  Ai 
88.9 RORW (Ai) 
88.9 RORW (A1)+ 
86.2 RORW-(A1) 
91 .1 RORW $10(A1) 
86.6 RORW $10(A1 ,00) 
89.5 RORW$1000 
89.4 RORW $14000 

RORW $10(PC) 

RORW MFHBegin(PC,OO.L) 

RORW  #$FFFFFFFF 

RORL 01 ,01 

ROR,L #10,01 

ROR.L  01 

RORL  Ai 

RORL  (Ai) 

RORL  (A1)+ 

RORL  -(Ai) 

RORL  $10(A1) 

RORL  $10(A1,OO) 

RORL  $1000 

RORL  $14000 

RORL $10(PC) 

RORL  MFHBegin(PC,OO.L) 

RORL #$FFFFFFFF 

ROXRW 01,01 

ROXRW#10,01 

ROXR  01 

ROXR  Ai 
79 
rexr  w  Aind 
rexr  w  Aipi 
rexr  w  Apdi 
rexr  w  Ad16 
rexr  w  Ad8r 
rexr  w  absw 
rexr  w  absl 
rexr  w  PC16 
rexr  w  PC8r 
rexr  w  imm 
rexr  Dreg  Dreg 
rexr  imm  Dreg 
rexr  Dreg  -1 
rexr  Areg  -1 
rexr  Aind  ·1 
rexr  Aipi  -1 
rexr  Apdi  -1 
rexr  Ad16  -1 
rexr  Ad8r  -1 
rexr  absw  -1 
rexr  absl  -1 
rexr  PC16  -1 
rexr  PC8r  -1 
rexr  imm  -1 
rexl  w  Dreg  Dreg 
rexl  w  imm  Dreg 
rexl  w  Dreg 
rexl  w  Areg 
rexl  w  Aind 
rexl  w  Aipi 
rexl  w  Apdi 
rexl  w  Ad16 
rexl  w  Ad8r 
rexl  w  absw 
rexl  w  absl 
rexI  w  PC16 
rexl  w  PC8r 
rexl  w  imm 
rexl  Dreg  Dreg 
rexl  imm  Dreg 
rexl  Dreg  -1 
rexl  Areg  -1 
rexl  Aind  -1 
rexl  Aipi  -1 
rexl  Apdi  -1 
rexl  Ad16  -1 
rexl  Ad8r  -1 
rexl  absw  -1 
rexl  absl  -1 
rexl  PC16  -1 
rexl  PC8r  -1 
rex I  imm  -1 
88.5  asl  88.9 iROXR,W-(A1r 
92.3  5/2  88.5  3.8  90.6 ROXRW  (A  1)+ 
86.~  86.2 ROXRW-(A1) 
91.1  91 .1 ROXR.W $10(A1) 
86.E  86.6 ROXR.W $10(A1.00) 
89.f  89.5 ROXR.W $1000 
89.4  89.4 ROXR.W $14000 
ROXR.W $10(PC) 
ROXR.W MFHBegin(PC,OO.L) 
ROXR.W #$FFFFFFFF 
ROXR.L 01,01 
ROXR,L#10.01 
ROXR.L  01 
ROXR.L  A1 
ROXR.L  (A1) 
ROXR.L  (A1)+ 
ROXR.L  -(A1) 
~OXR.L  $10(A1) 
ROXR.L  $10(A1,OO) 
ROXR.L  $1000 
ROXR.L  $14000 
ROXR.L  $10{PC) 
ROXR.L  MFH8egin(PC,DO.L) 
ROXR.L #$FFFFFFFF 
ROXR.W 01,01 
ROXR.W #10,01 
ROXR  01 
ROXR  A1 
88.~  asl  88.9 ROXRW (A1) 
92.3  5/2  88.5  3.8  90.6 ROXR.W  (A  1)+ 
86.2  86.2 ROXR.W -(A  1) 
91.1  91 .1 ROXR.W  $10(A1) 
86.6  86.6 ROXRW $10(A1,00) 
89.5  89.5 ROXR.W$10oo 
89.4  89.4 ROXR.W $14000 
ROXR.W$10{PC) 
ROXR.W MFHBegin(PC,OO.L) 
ROXR.W #$FFFFFFFF 
ROXR.L 01 ,01 
ROXR,L #10,01 
ROXR.L  01 
ROXR.L  A1 
ROXR.L  (A1) 
ROXR,L  (A1)+ 
ROXR.L  -(A1) 
ROXR.L  $10(A1) 
ROXR.L  $10(A1 .00) 
ROXR.L  $1000 
ROXR.L  $14000 
ROXR.L  $10(PC) 
ROXR.L  MFH8egin(PC,DO.L) 
ROXR.L #$FFFFFFFF 80 
rte 
rtr 
rts 
sbcd 
sbcd 
Dreg 
Apdi 
Dreg 
Apdi 
see 
see 
see 
see 
see 
see 
see 
see 
see 
see 
see 
see 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
see 
see 
see 
see 
see 
see 
see 
see 
see 
see 
see 
see 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
stop  imm 
sub  w  Dreg  Dreg 
sub 
sub 
sub 
sub 
sub 
sub 
sub 
sub 
sub 
sub 
sub 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
sub 
sub 
sub 
sub 
sub 
sub 
w 
w 
w 
w 
w 
w 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
20 
16 
6 
18 
6 
-1 
1 
1 
1 
1 
20 
-1 
-1 
-1 
<4 
4 
8 
8 
10 
12 
14 
12 
86.1  6/12 
75.3  4/5 
86.5  4/5 
75.4  4/28 
90.6  5/1 
83.7  5/1 
91 .5  5/1 
86.9  5/1 
90.1  5/1 
90.4  5/1 
89.6  5/1 
87.8  5/1 
84.3  5/1 
89.8  5/1 
84.9  5/1 
88.3  5/1 
87.9  5/1 
27.8  6/12 
91 .1  4/13 
90.5  4/13 
91 .71 
87.8 
93. 
93.:.: 
94.1 
95.9 
85.7 
92.6 
86.9 
92.4 
91.9 
94.4 
8T.4 
94.6 
93.1 . 
69.1 
91.~ 
94,3 
89 
94:? 
5/1  -0. 
-2­
from  -2.1 
add 
add 
-4. 
75.8 
90 .~ 
RTR 
86.1 RTS 
75.3 SBCDDO,Ol 
86.5 SBCO -(AO),-(A  1) 
75.6 SEQ  D1 

SEQ  A1 

90.6 SEQ  (Al) 
90.6 SEQ  (A1)+ 
83.7 SEQ  -(Al) 
91 .5 SEQ  $10(A1) 
SEQ  $10(A1 ,DO) 86.9 
90.1 SEQ  $1000 
90.4 SEQ  $14000 

SEQ  $10(PC) 

SEQ  MFHBegin(PC.DO) 

SEQ #$FFFFFFFF 

90.65 SEQ  01 

SEQ  A1 

87.8 SEQ  (Al) 
87.8 SEQ  (A1)+ 
84.3 SEQ  -(Al) 
89.8 SEQ  $10(A1} 
84.9 SEQ  $10{A1 ,DO) 
88.3 SEQ  $1000 
87.9 SEQ  $14000 

SEQ  $10(PC) 

SEQ  MFHBegin{PC,DO) 

SEQ #$FFFFFFFF 

27.8 SJOP#$FFFF 
92.1 SUB.w D1 ,D2 
93.2 SUB.w Al  .D2 
94.1  SUB.w {Al),D2 
95.9 SUB.w {A1)+,D2 
85.7 SUB.W  -(A1),D2 
92.9 SUB.W$10(A1),02 
86.9 SUB.W  $10(A1 ,OO),D2 
92.4 SUS.w $1000.02 
91.9 SUS.W $14000.D2 
94.4 SUB.W $10(PC),02 
87.4 SUS.w MFHBegin(PC.00.L}.02  < .. 
94.6 SUS.w #$FFFFFFFF.02 
93.1 SUS.wDO.01 
69.1 SUS.wDO. A1 
91 .8 SUS.w DO, (A1) 
94.3 SUS .WDO.~Al)+ 
89 SUS.W DO. -(Al) 
92.6 SUS.w DO, $10(A1) 
7 81 
sub  w  Dreg  Ad8r 
sub  w  Dreg  absw 
sub  w  Dreg  absl 
sub  w  Dreg  PC16 
sub  w  Dreg  PC8r 
sub  w  Dreg  imm 
sub  Dreg  Dreg 
sub  Areg  Dreg 
sub  Aind  Dreg 
sub  Aipi  Dreg 
sub  Apdi  Dreg 
sub  Ad16  Dreg 
sub  Ad8r  Dreg 
sub  absw  Dreg 
sub  absl  Dreg 
sub  PC16  Dreg 
sub  PC8r  Dreg 
sub  imm  Dreg 
sub  Dreg  Dreg 
sub  Dreg  Areg 
sub  Dreg  Aind 
sub  Dreg  Aipi 
sub  Dreg  Apdi 
sub  Dreg  Ad16 
sub  Dreg  Ad8r 
sub  Dreg  absw 
sub  Dreg  absl 
sub  Dreg  PC16 
sub  Dreg  PC8r 
sub  Dreg  imm 
suba  w  Dreg  Areg 
suba  w  Areg  Areg 
suba  w  Aind  Areg 
suba  w  Aipi  Areg 
suba  w  Apdi  Areg 
suba  w  Ad16  Areg 
suba  w  Ad8r  Areg 
suba  w  absw  Areg 
suba  w  absl  Areg 
suba  w  PC16  Areg 
suba  w  PC8r  Areg 
suba  w  imm  Areg 
suba  Dreg  Areg 
suba  Areg  Areg 
suba  Aind  Areg 
suba  Aipi  Areg 
suba  Apdi  Areg 
suba  Ad16  Areg 
suba  Ad8r  Areg 
suba  absw  Areg 
suba  absl  Areg 
suba  PC16  Areg 
18 
1 
2 
-1 
-1 
-1 
6 
8 
14 
14 
16 
18 
20 
14 
6 
-1 
20 
20 
-1 
-1 
8 
8 
8 
8 
14 
14 
16 
18 
2Q 
18 
20 
85.2  4/13 
90. 
93. 
SUB.W DO, $10(Af:DO) 90.1 
93.45 SUB.w DO, $1000 
90 SUB.w DO, $14000 
SUB.W DO, $10(PC) 

SUB.W DO, MFHBegin(PC,DO.L) 

SUB.W DO.#$FFFFFFFF 

SUB.L  01,02 

SUB.L  A1 ,02 

SUB.L  (A  1  ),02 

SUB.L  (A1)+,02 

SUB.L  -(A1).02 

SUB.L  $10(A1).02 

SUB.L  $10(A1,DO),02 

SUB.L  $1000,02 
SUB.L  $14000,02 
SUB.L  $10(PC).02 
SUB.L  MFHBegin(PC,DO.L),D2 
SUB.L #$FFFFFFFF,02 
SUB.LDO,01 
SUB.LOO,A1 
SUB.L ~O , (A1) 
SUB.L ~O, (A1)+ 
SUB.L DO, -(A  1) 
SUB.L ~O , $10(A1) 
SUB.L DO, $10(A1,DO) 
SUB.L ~O, $1000 
SUB.L ~O. $14000 

SUB.L DO, $10(PC) 

SUB.L DO. MFHBegin(PC.DO.L) 

SUB.L OO.#$FFFFFFFF 

SUBA.w 01,A1 

SUBA.wA1.A1 

SUBA.w (A1).A1 

SUBA.W (A1)+.A1 

SUBA.w -(AO).A1 

SUBA.W  $10(AO). A1 

SUBA.w $10{AO.DO). A1 

SUBA.W  $1000. A1 

SUBA.w $140000. A1 

67.3  add 
67.7 
85.9 
86.05 
82 
87.2 
81 .8 
86.3 
79 
88 
81 .6 
81 .7 
67.3 
90.2 
91.4 
89.2 
91 .6 
88.6 
95 
91 .1 
67.2 
67.2 
77.6 
78.5 
73.3 
81 .5 
77.5 
80.5 
82.6 
91 .1 
83.2 SUBA.w $10(PC).A1 
SUBAW $10(PC,OO.W).A1 78.2 
76.1 SUBA.W #$FFFFFFFF, A1 
66 SUBA.L 01 .A  1 
66.1  SUBA.L A 1.A  1 
83.8 SUBA.L (A1).A1 
SUBA.L (A1)+.A1 
80.1 SUBA.L -(AO).A1 
84.7 SUBA.L  $10(AO). A1 
81.4 SUBA.L  $10(AO.DO), A1 
85.2 SUBA.L  $1000. A1 
85.2 SUBA.L  $140000. A1 
SUBA.L  $10(PC).A1 
80.1 
84.7: 
81.4 
85.2 
85. 82 
suba  PC8r  Areg 
suba  imm  Areg 
sub  w  imm  Dreg 
sub  w  imm  Areg 
sub  w  imm  Aind 
sub  w  imm  Aipi 
sub  w  imm  Apdi 
sub  w  imm  Ad16 
sub  w  imm  Ad8r 
sub  w  imm  absw 
sub  w  imm  absl 
sub  w  imm  PC16 
sub  w  imm  PC8r 
sub  w  imm  imm 
sub  imm  Dreg 
sub  imm  Areg 
sub  imm  Aind 
sub  imm  Aipi 
sub  imm  Apdi 
sub  imm  Ad16 
sub  imm  Ad8r 
sub  imm  absw 
sub  imm  absl 
sub  imm  PC16 
sub  imm  PC8r 
sub  imm  imm 
subq  w  imm  Dreg 
subq  w  imm  Areg 
subq  w  imm  Aind 
subq  w  imm  Aipi 
subq  w  imm  Apdi 
subq  w  imm  Ad 16 
subq  w  imm  Ad8r 
subq  w  imm  absw 
subq  w  imm  absl 
subq  w  imm  PC16 
subq  w  imm  PC8r 
subq  w  imm  imm 
subq  imm  Dreg 
subq  imm  Areg 
subq  imm  Aind 
subq  imm  Aipi 
subq  imm  Apdi 
subq  imm  Ad16 
subq  imm  Ad8r 
subq  imm  absw 
subq  imm  absl 
subq  imm  PC16 
subq  imm  PC8r 
subq  imm  imm 
20 
24 
-1 
-1 
-1 
16 
1 
2Q 
-1 
-1 
-1 
90.2 
78.7 
93.6 
91.5 
87.7 
91.6 
88.1 
90.8 
80.2 
90.2 
89.1 
90.4 
88.2 
90.1 
91 .9 
90.2 
86.3 
92.2 
87.7 
91.1 
90.9 
66.3 
66.3 
88.4 
88.4 
87.~ 
90.1 
87: 
89.3 
89.S 
.  ' 
-1. 
SUBA.l $i0(PC,DO.W),D1 
SUBA.l #$FFFFFFFF, Ai 78.7 
93.6 SUBLW #$FFFFFFFF, D1 
SUBLW #$FFFFFFFF, Ai 
SUBLW #$FFFFFFFF, (Ai) 
SUBIW #$FFFFFFFF, (A1)+ 
91 .5 
SUBLW #$FFFFFFFF, -(Ai) 87.7 
91 .6 SUBLW #$FFFFFFFF, $iO(A1) 
SUBLW #$FFFFFFFF, $1O(A1,DO) 88.1 
SUBLW #$FFFFFFFF, $1000 

SUBLW #$FFFFFFFF, $14000 

SUBI.W  #$FFFFFFFF, $1O(PC) 

SUBLW  #$FFFFFFFF 

MFHBegin(PC,DO) 

SUBLW  #$FFFFFFFF. 

#FFFFFFFF 

90.8 
80.2 SUBLl #$FFFFFFFF, 01  , 
SUBLl #$FFFFFFFF, Ai 
SUBLl #$FFFFFFFF, (Ai) 
SUBLl #$FFFFFFFF, (A1)+ 
90.2 
SUBLl #$FFFFFFFF, -(Ai) 89.1 
90.4 SUBLl #$FFFFFFFF, $1O(A1) 
88.2 SUBLl #$FFFFFFFF, $1O(A1 ,DO) 
SUBl.l #$FFFFFFFF, $1000 
SUBl.l #$FFFFFFFF, $14000 
SU81.l #$FFFFFFFF, $10(PC) 
SU8Ll  #$FFFFFFFF 
MFHBegin(PC,DO) 
SU81.l #$FFFFFFFF, #FFFFFFFF 
90.1 
91 .9 SU8Q.W  #2, 01 
SU8QW #2, Ai 
SU8Q.W  #2, (Ai)  " 
SU8QW #2, (A1)+ 
90.2 
SUBQW #2, -(Ai) 86.3 
92.2 SUBQW #2, $10(A1) 
SU8QW #2, $10(A1 ,DO) 87.7 
SU8QW #2, $1000  90.65 
90.9 SUBO.w #2, $14000 

SUBQ.w#2, $10(PC) 

SUBQ.w #2, MFHBegin(PC,DO.l) 

SUBQW  #2,#$FFFFFFFF 

66.3 SUBQ.l #2, 01 
66.3 SU8Q.l  #2, Ai 
88.4 SUBQ.l  #2, (Ai) 
88.4 SU8Q.l  #2, (A1)+ 
87.2 SU8Q.l  #2, -(Ai) 
90.1 SU8Q.l  #2, $10(A1) 

87 
SU8Q.l  #2, $10(A1 ,DO) 
89.3 SU8Q.l  #2, $1000 
89.8 SUBQ.l  #2, $14000 

SU8Q.l#2, $10(PC) 

SUBQ.l #2, MFHBegin(PC,DO.l) 

SU8Q.L #2,#$FFFFFFFF 
83 
I"  • 
subx 
subx 
subx 
subx 
w 
w 
I 
Dreg 
Apdi 
Dreg 
Apdi 
Dreg 
Apdi 
Dreg 
Apdi 
4 
18 
30 
swap  Dreg  4 
las 
las 
las 
las 
las 
las 
las 
las 
las 
las 
las 
las 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
4 
-1 
14 
14 
-1 
-1 
Irap  imm  38 
Irapv 
lsI 
lsI 
lsI 
lsI 
lsI 
lsI 
lsI 
lsI 
lsI 
lsI 
lsI 
lsI 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
w 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
4 
-1 
lsI 
tst 
lsI 
1st 
lsI 
lsI 
lsI 
lsI 
1st 
tsl 
lsI 
lsI 
Dreg 
Areg 
Aind 
Aipi 
Apdi 
Ad16 
Ad8r 
absw 
absl 
PC16 
PC8r 
imm 
-1 
12 
12 
unlk  Areg 
91.3 
91 .9 
89.1 
85 
89.5 
84.7 
88 
88 
90.3 
93 
83.5 
91.8 
85.5 
90.5 
88.7 
90.6 
89.2 
84.9 
89.4 
84.8 
89.7 
87.8 
45.3 
6/9 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
1/5 
6/9 
89.1 
91 .9 SUBX.W OO,D1 
87.9 SUBXW -(AO),-(A1) 
66.6 SUBX.L DO,D1 
88.7 SUBX.L -(AO),-(A1) 
91 .3 SWAP DO 
D1 

A1 

(A1) 

(A1)+ 

-(A1) 

$10(A1) 

$10(A1,OO) 

$1000 

$14000 

$10(PC) 

AS  MFHBegin(PC,OO) 
AS $FFFFFFFF 
#2 
V 
STW  D1 

STW  A1 

STW  (A1) 

STW  (A1)+ 

STW  -(A1) 

$10(A1) 
$1 0(A1 ,DO) 
$1000 
$14000 
$10(PC) 
STW  MFHBegin(PC,OO) 
TST.W #$FFFFFFFF 
D1 

A1 

(A1) 

(A1)+ 

-(A1) 

$10(A1) 

$10(A1,DO) 

$1000 

$14000 

$10(PC) 

TST.L  MFHBegin(PC,DO) 
ST.L #$FFFFFFFF 
45.3 UNLKA2 